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Abstract/ Résumé 
Title:  Innovative sharp switching devices: from TFET to Z
2
-FET 
This thesis is dedicated to studying sharp switching devices, including the tunneling field-effect-transistor 
(TFET) and a new feedback device we have named the Z2-FET, for low power logic and memory applications 
compatible with modern silicon technology.  We have extensively investigated TFETs with various gate oxides, 
channel materials and structures, fabricated on fully-depleted silicon-on-insulator (FD-SOI) substrates. 
Low-frequency noise (LFN) measurements were performed on TFETs, showing the dominance of random 
telegraphy signal (RTS) noise, which reveals the tunneling mechanism. An analytical TFET model combining 
tunneling and channel transport has been developed, showing agreement with the experimental and simulation 
results.   
We also conceived and demonstrated a new device named the Z2-FET (for zero subthreshold swing and 
zero impact ionization), which exhibits extremely sharp switching with subthreshold swing SS < 1 mV/dec, 
ION/IOFF current ratio reaching 10
9, gate-controlled hysteresis and scalability down to 20 nm. The Z2-FET 
operates with feedback between carriers flow and their injection barriers. The Z2-FET is used for one-transistor 
dynamic random access memory (DRAM) with supply voltage down to 1.1 V, retention time up to 5.5 s and 
access speed reaching 1 ns. The static RAM (SRAM) application is also demonstrated without the need of 
refreshing stored data.  
Following our work on gate-induced drain leakage (GIDL) current in short-channel FD-SOI MOSFETs and 
on TFET operating mechanisms, we propose a new class of optimized TFETs with enhanced ION, based on the 
bipolar amplification of the tunneling current.  Simulations of the bipolar-enhanced tunneling FET (BET-FET), 
combining the TFET with a heterojunction bipolar transistor, show promising results, with ION > 4×10
-3 A/?m 
and SS < 60 mV/dec over 7 decades of current, outperforming all silicon-compatible TFETs reported to date.  
The thesis concludes with future research directions in the sharp-switching device arena. 
 
Keywords: sharp switch, silicon-on-insulator (SOI), tunneling FET, MOSFET, feedback, Z2-FET, 
single-transistor memory.  
_____________________________ 
Titre:  Dispositifs innovants à pente sous le seuil abrupte: du TFET au Z
2
-FET 
Cette thèse est consacrée à l'étude de dispositifs à pente sous le seuil abrupte, comprenant le transistor 
tunnel à effet de champ (TFET) et un nouveau composant MOS à rétroaction que nous avons nommé le Z2-FET. 
Le Z2-FET est envisagé pour la logique faible consommation et pour les applications mémoire compatibles avec 
les technologies CMOS avancées. Nous avons étudié de manière systématique des TFETs avec différents oxydes 
de grille, matériaux et structures de canal, fabriqués sur silicium sur isolant totalement déserté (FDSOI).  Les 
mesures de bruit à basse fréquence (LFN) sur TFETs montrent la prédominance d'un signal aléatoire 
télégraphique (RTS), qui révèle sans ambiguïté le mécanisme d’effet tunnel. Un modèle analytique combinant 
l’effet tunnel et le transport dans le canal a été développé, montrant un bon accord entre les résultats 
expérimentaux et les simulations. 
Nous avons conçu et démontré un nouveau dispositif (Z2-FET, pour pente sous le seuil verticale et zéro 
ionisation par impact), qui présente une commutation extrêmement abrupte (moins de 1 mV par décade de 
courant), avec un rapport ION / IOFF >10
9, un large effet de hystérésis et un potentiel de miniaturisation jusqu'à 20 
nm. La simulation TCAD a été utilisée pour confirmer que la commutation électrique du Z2-FET fonctionne par 
l'intermédiaire de rétroaction entre les flux des électrons et trous et leurs barrières d'injection respectives. Le 
Z2-FET est idéalement adapté pour des applications mémoire à un transistor. La mémoire DRAM basée sur le 
Z2-FET montre des performances très bonnes, avec des tensions d'alimentation jusqu'à 1,1 V, des temps de 
rétention jusqu'à 5,5 s et des vitesses d'accès atteignant 1 ns. Une mémoire SRAM utilisant un seul Z²-FET est 
également démontrée sans nécessité de rafraichissement de l’information stockée.  
Notre travail sur le courant GIDL intervenant dans les MOSFETs de type FDSOI a été combiné avec le 
TFET afin de proposer une nouvelle structure de TFETs optimisés, basée sur l'amplification bipolaire du courant 
tunnel. Les simulations de nouveau dispostif à injection tunnel amélioré par effet bipolaire (BET-FET) montrent 
des résultats prometteurs, avec des ION supérierus à 4mA/?m et des pentes sous le seuil SS inférieures à 60 
mV/dec sur plus de sept décades de courant, surpassant tous les TFETs silicium rapportés à ce jour. 
La thèse se conclut par les directions de recherche futures dans le domaine des dispositifs à pente sous le 
seuil abrupte. 
 
Mots-clés: commutation abrupte, silicium-sur-isolant (SOI), tunnel FET, MOSFET, rétroaction, Z2-FET, cellule 
mémoire à un transistor.  
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Chapter 1: Introduction to sharp-switching 
devices  
 
Abstract- The applications of integrated circuits (ICs) have been expanding rapidly in the last 
few decades, thanks to the scaling of metal-oxide-silicon field-effect-transistors (MOSFETs). 
However, the scaling of MOSFETs is limited by short-channel effects (SCEs) and unscalable 
subthreshold swing. Sharp-switching devices, such as the tunneling FETs (TFETs) and 
feedback devices, are proposed to overcome the limits on MOSFET scaling and are beginning 
to show promising performance.  
This introductory chapter briefly presents the operation principles and recent progress in 
TFETs and feedback transistors. The limitations of these devices are also explained, leading 
to a summary of the contributions of this thesis dedicated to improving sharp-switching 
device performance and inventing new variants of such devices. 
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1.1 MOSFET downscaling and its limits 
The integrated circuit (IC) using metal-oxide-silicon field-effect-transistors (MOSFETs) 
has been developing rapidly for more than four decades and changing dramatically our lives. 
This is all driven by the scaling down of the MOSFET, doubling the integration density 
almost every two years according to Moore’s law  [1]. The miniaturization of MOSFETs has 
enabled ICs with lower cost, more integrated functions and faster speed. Figure 1.1 shows the 
scaling trend of the logic microprocessor unit (MPU) projected by ITRS 2011 [2].  
However, there are several physical limits on the MOSFET scaling. The short-channel 
effect (SCE), where the drain and source electric fields penetrate into the channel and reduce 
the carrier injection barrier in the OFF state, increases significantly as the gate length (LG) 
decreases. This greatly increases the leakage current and static power consumption. Though 
new technologies and device architectures, such as high-k/metal gate stacks, 
silicon-on-insulator (SOI) and multi-gate devices, have been proposed to enhance the gate 
controllability, the SCE is still one of the main issues for the scaling of MOSFETs.  
 
Fig. 1.1 Scaling trend projected by ITRS 2011 [2] and the new technologies enabling further scaling, 
including high-k/MG, SOI and multi-gate.  
 
Another limit of MOSFET arises from the subthreshold swing (SS). The SS, defined in 
Eq. (1-1), is a criterion characterizing the sharpness of the switch. Due to the thermal 
diffusion between source and drain in subthreshold region, the SS of a MOSFET is larger than 
60 mV/dec at room temperature, see Eq. (1.1) [3].  This physical limit results in an 
unscalable threshold voltage (Vth), see Fig. 1.2. The supply voltage (VDD) of the MOSFET 
needs to be higher than Vth to turn on the device. Scaling of the VDD causes the increase of the 
OFF current (IOFF), see Fig. 1.2. In order to enable the scaling of VDD, sharp-switching devices 
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with low SS < 60 mV/dec are of great interest, as illustrated schematically in Fig. 1.2.
 mV
q
Tk
)ln(  
)dlog(
d
D
G 6010
I
V
SS ?????                                 (1-1) 
 
Fig. 1.2 Schematic view comparing the transfer characteristics of the MOSFET and the perfect sharp 
switch. The Vth in MOSFET is limited by the unscalable SS. Thus the decrease of Vth (dashed curve) 
increases the OFF current, compared to the MOSFET with high Vth (solid curve). A sharp switching 
device with a low SS would allow the Vth reduction. 
 
1.2 Introduction to tunneling FETs (TFETs) 
To tackle the thermal scaling limit and reduce the VDD in MOSFETs, sharp-switching 
devices using different operation mechanisms have been proposed, such as impact ionization 
MOS (IMOS) [4], ferroelectric FET (FeFET) [5], tunneling FET (TFET) [6] and feedback 
FET (FB-FET) [7].  Here, we concentrate on TFETs and FB-FETs due to their high 
performance, compatibility with standard silicon fabrication materials and processing, and 
relatively low operating voltage.  
1.2.1 Operation principle and advantages  
The operation of a TFET can be traced back to the Zener diode, where both the p and n 
regions of a pn junction are highly doped. This induces high electric field in the narrow 
junction, schematically shown in Fig. 1.3 (a) [8]. In both forward and reverse bias, carriers 
can tunnel from conduction band to valence band within available energy states. Due to the 
interband tunneling, Zener diode has different characteristics from the conventional pn diode. 
Figure 1.4(a) shows that the Zener diode has a negative resistance region under forward bias 
due to the decrease in the number of states available for tunneling [9]. This property has been 
widely used in microwave generators. Under reverse bias, on the other hand, electrons tunnel 
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from the valence band in p+ region to the conduction band in n+ region, see Fig. 1.3(a). The 
increase in reverse bias enhances the electric field and the number of energy states available 
for tunneling, and thus increases the tunneling current monotonically. 
 
 
Fig. 1.3. Schematic view and energy band diagrams of (a) a Zener diode in reverse bias and an n-type 
TFET in (b) OFF and (c) ON states [8]. 
 
 Figure 1.3(b) schematically shows the structure of a TFET, composed of a reverse 
biased p+-i-n+ channel and a control gate, together with the TFET band diagram in the OFF 
state, where the gate voltage (VG) is low and the channel is depleted. The tunneling current is 
very low, since no energy state is available for the tunneling in the channel. The leakage 
current mostly arises from the thermal generation and trap assisted tunneling (TAT) [10]. At 
sufficiently high VG, electrons are accumulated in channel and forms a field-effect induced n
+ 
region. The p+-n+ source junction in the ON state of a TFET is similar to a Zener diode, see 
Fig 1.3(c), giving rise to a significant ON current due to interband tunneling. 
The transfer characteristic of an n-type TFET is shown in Fig. 1.4(b), where the current 
ramps rapidly as VG increases [6]. Compared to MOSFET, the SS < 60mV/dec is obtained at 
room temperature for TFET with supply voltage below 1V. The TFET is also highly scalable 
and has better SCE immunity, since the OFF current induced by the tunneling directly from 
source to drain is very low.  Furthermore, TFETs are compatible with Si technology and are 
well-suited to SOI channels, in which TFETs without an intrinsic channel have also been 
demonstrated, see Fig. 1.5 [11].   
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?
Fig. 1.4. (a) I-V characteristics of Zener diode with forward and reverse biases [9]. (b) ID-VG 
measurements of an SOI TFET showing SS < 60mV/dec at room temperature [6]. 
 
Fig. 1.5. (a) Schematic view and (b) ID-VD measurements on a TFET without intrinsic channel [11]. 
The ideal device has gate overlapping only the depletion region in order to minimize the capacitance 
(filled), whereas in the fabricated prototype, the gate overlaps a wider region (dashed) due to 
lithographic limitations. 
 
1.2.2 State-of-the-art  
Due to its low SS and good scalability, TFET is of great interest to replace or 
complement the MOSFET.  However, the ON current ION of Si-based TFETs is very low, 
typically 3-5 decades lower than MOSFET, and the abrupt SS is only obtained over small 
current range due to the low interband tunneling rate. The interband tunneling rate in the 
TFET can be approximated by the simplified Kane’s model [12]: 
 6
2
1
GK
2
3
GK
K2
KBTBT
andwith
)(
?????
????
E*mA    E*mB 
E
B
expEAG
max
max
                               (1-2)              
where the Emax is the maximum electric field in the device, AK and BK are the tunneling 
parameters determined by material properties, such as band gap (EG) and effective tunneling 
mass (m*). Thus, the performance of the TFET can be improved by increasing the Emax, 
through optimizing the device structure, and reducing the exponential factor BK, through the 
use of lower band-gap material.  
1.2.2.1 Structural optimization  
The electric fields in a TFET strongly depends on structural parameters, such as the gate 
dielectric, sharpness of the tunneling junction and the use of multiple gate structure. 
Experimental and simulation studies have been conducted showing that the thin equivalent 
gate oxide is vital to increase the electric field, and thus increase the ION and reduce the SS in 
a TFET, see Fig. 1.6 [13-14].  
 
Fig. 1.6. (a) Experimental [13] and (b) simulated [14] ID-VG curves comparing the TFETs with various 
gate oxide thickness. 
 
The sharpness of the tunneling junction also impacts the TFET performance. Figure 
1.7(a) compares the TFETs fabricated with two different annealing processes for the 
source/drain doping activation [15]. The device with spike annealing shows higher ION and 
lower SS than that with conventional rapid thermal annealing (RTA), thanks to the sharper 
tunneling junction resulting from the reduced diffusion of the dopants. An even more abrupt 
tunneling junction is obtained by placing a doping pocket close to the source, schematically 
shown in Fig. 1.7(b), which markedly improves the TFET performance, see Fig. 1.7(c).  
The multi-gate structure, which is widely employed in MOSFETs for enhancing the gate 
controllability [16], can also be used in TFETs to augment the device performance. Figure 
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1.8(a) shows the structure of a Fin FET-based TFET structure [2]. The ID-VG measurements in 
Fig. 1.8(b) compare the performance of devices with different fin width, showing that the 
scaling of the fin is advantageous to improve the performance, thanks to the enhanced electric 
field at the tunneling junction [16]. TFETs with gate all around (GAA) structure have also 
been fabricated in bottom-up grown nanowire, see Fig. 1.8(c) and (d) [17]. 
 
 
Fig. 1.7. (a) Comparison between TFETs fabricated by spike annealing and conventional rapid thermal 
annealing (Conv. RTA) [15]. (b) Structure and (c) performance comparison between the TFET 
with/without the source pocket doping (SP-TFET vs. p-i-n TFET).  
 
 
Fig. 1.8. (a) Structure and (b) ID-VG characteristics of Fin-TFETs with various fin widths [2]. (c) 
Structure and (d) ID-VG characteristics of the GAA TFETs built in a silicon nanowire [17]. 
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1.2.2.2 Material optimization  
The TFETs built on SOI substrate suffers from low ION, due to the wide band gap (EG) of 
Si. Thus, materials with lower EG, such as silicon-germanium (Si1-xGex) [18], Ge [19-20] and 
?-? semiconductors [21-22], are of great interest to enhance the ION of TFET. Figure 1.9 
shows the experimental ID-VG curves of the recently reported TFETs fabricated on Si [17], Ge 
[20] and In0.53Ga0.47As [22] substrates. The lowest SS of Si TFET reaches down to SS = 
42mV/dec, much lower than that of MOSFET, albeit with ION of 5 decades lower (see Table 
1.1). The use of Ge and In0.53Ga0.47As, instead of Si, enhances the ION of TFET by over 2 and 
3 decades, respectively. However, the SS also degrades due to the leakage current and inferior 
dielectric-channel interface.  
 
Fig. 1.9. Experimental ID-VG curves of TFETs built on (a) silicon [18], (b) strained Ge [20] and 
In0.53Ga0.47As ?-? compound [22].  
 
Table 1.1 Comparisons of the performance between MOSFET and recently reported TFET based on 
different substrates. 
Device ION (A/?m) Lowest SS (mV/dec) 
Si MOSFET [23] 1.5×10-3 @ |VG|=1V; |VD|=1V  > 60 mV/dec 
Si TFET [18] 6×10-9 @ |VG|=1V; |VD|=0.6V 42 mV/dec 
Ge TFET [20] 7×10-7 @ |VG|=1V; |VD|=0.5V 50 mV/dec 
InGaAs TFET [22] 5×10-6 @ |VG|=0.8V; |VD|=0.3V 60 mV/dec 
 
Although the ION of the TFETs built on Ge and ?-? compounds are enhanced 
significantly compared to the Si device, it is still over 2 decades lower than the conventional 
MOSFET. For further enhancement, the TFETs based on graphene and carbon nanotube 
(CNT), which possess even lower band gap and smaller tunneling mass, have been proposed 
in simulation [24-25]. Simulations of an ideal graphene TFET structure show sharp switching  
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with SS = 0.19 mV/dec and ON current competitive with a Si MOSFET.  The projected 
operation speed is higher than MOSFET with much lower power consumption [24]. However, 
the fabrication of high-quality graphene with both n and p doping, as well as good 
dielectric/graphene interfaces, remains a challenge.  
 
Fig. 1.10. Simulated ID-VG curves of TFETs on (a) graphene [24] and (b) carbon nanotube (CNT) [25].  
 
1.2.3 Issues  
Though the TFET is a promising sharp switching device with good scaling capability for 
future low power application, there are still issues including: 
a. The ION is too low. Although the low band-gap materials are used to enhance the current of 
TFET, however, the ION is still over 2 decades lower than in MOSFET. 
b. The leakage current ILEAK is relatively high, compared to its ION. The leakage current in 
symmetrical TFETs is mainly induced by the parasitic tunneling in drain junction, which 
is even higher  
than the ION produced by the tunneling in source junction [18].  
c. The device physics is not completely understood. The applicability of Kane's model to 
indirect bandgap materials is questionable, as tunneling to a different region in the Si or Ge 
Brillouin zone requires phonon or impurity scattering, which is ignored in Eq. (1-2) [26]. 
Furthermore, the predicted tunneling current has an exponential dependence on Emax which 
depends on both VG and VD in a complex, device geometry-dependent fashion. Even the 
very existence of a gate-controlled interband tunneling current in a TFET typically requires 
temperature-dependent measurements to rule out other effects [18].  
d. Analytical models for TFET performance explanation and prediction are lacking. So far, 
several analytical models have been developed for the TFET. However, none of them 
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includes the effect of channel transport, which becomes important as the tunneling current 
increases. Also the quantitative comparisons between the model and experimental results 
are very rare.  
 
1.3 Introduction to feedback devices  
Another class of compact semiconductor device that possesses sharper switching than a 
standard MOSFET utilizes feedback mechanism. One of the well known feedback devices is 
the thyristor, where positive feedback between two bipolar transistors is triggered by impact 
ionization [3]. Due to its sharp switching and high current drive, the thyristor has been widely 
used in power electronics.  A variant known as the thin capacitively-couple thyristor (TCCT) 
has been built in fully-depleted silicon-on-insulator (FD-SOI) substrates with typical p-n-p-n 
doped channel and control gate, schematically shown in Fig. 1.11(a) [11]. The TCCT has 
been demonstrated for high speed one-transistor (1T) DRAM and SRAM applications [11, 
27-28], see Fig. 1.11(b). 
 
Fig. 1.11. (a) Schematic view of the thin capacitively-couple thyristor (TCCT) and (b) its application 
as high-speed one transistor DRAM (1T-DRAM) [11].   
 
Fig. 1.12. (a) ID-VD curves showing that the breakover voltage of thyristor is sensitive to the 
temperature variation, due to (b) the change of bipolar gain [29].  
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However, the thyristor current-voltage characteristics are very sensitive to temperature 
variation, see Fig. 1.12(a), caused by temperature-induced variations in the bipolar gain, as 
shown in Fig. 1.12(b) [29]. Also, the bipolar gain depends sensitively on the doping of the 
lateral junctions, so accurate doping control is required to obtain a stable device performance. 
Recently, another positive feedback device, the feedback field effect transistor (FB-FET) 
has been demonstrated to possess extremely sharp switching and a high on current (ION) 
without involving impact ionization [7, 30]. The FB-FET is a forward biased p-i-n diode with 
control gate, see Fig. 1.13(a). The operation of the FB-FET uses both positive and negative 
surface charges (QS) on Si3N4 spacers adjacent to the gate, schematically shown in Fig. 
1.13(a). These surface charges form the electron and hole injection barriers in source and 
drain, respectively, see the band-diagram in Fig. 1.13(b).  The ID-VG measurements show 
sharp switch with ultra-small subthreshold swing and ION/IOFF ~ 10
8, see Fig. 1.13(c), thanks 
to the feedback interaction between the carriers flow and the injection barriers. However, the 
threshold voltage (Vth) of the FB-FET depends strongly on the surface charge density, which 
is difficult to be controlled quantitatively. Further, the accumulation of surface charge needs 
high voltage (|VG| and |VD| > 6V), which is a drawback for practical implementation in modern 
ICs. 
 
Fig. 1.13 (a) Schematic device structure, (b) band-diagram and (c) ID-VG characteristics of feedback 
FET (FB-FET) [7, 30]. 
 
A variant of feedback FET without surface charge is the field effect diode (FED) [31]. 
The FED uses two adjacent front gates forming the carrier injection barriers to achieve better 
controllability, see Fig. 1.14(a). Figure 1.14(b) shows its ID-VD characteristics under various 
VG. As VD increases, the device is sharply turned on with the turn-on voltage (VON) controlled 
by VG. This property was used in electrostatic discharge (ESD) protection and further 
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proposed for memory application showing good simulated scaling capability, shown in Fig. 
1.14(c) [32]. The fabrication of FED with two closely adjacent front gates separated by a 
narrow gap might be a challenge, especially with scaled dimension. 
 
Fig. 1.14 (a) Schematic device structure and (b) ID-VD characteristics of field effect diode (FED) using 
two front gates [31]. (c) ID-VD simulation demonstrating the hysteresis in FED with various gate length 
[32]. 
 
Later in this thesis, we demonstrate a novel device using feedback without recourse to 
impact ionization, surface charges or two adjacent front gates. Our device uses front and back 
gates to form the carrier injection barriers, ensuring good controllability and simplifying the 
fabrication. 
 
1.4 Content and organization of this thesis  
The purpose of this thesis is to enhance the performance and modeling of 
sharp-switching TFETs and demonstrate a new feedback-based device, called the Z2-FET, 
which has a nearly zero SS.  Furthermore, we will propose a new type of TFET with built-in 
bipolar amplification to overcome the low ION observed in TFETs until now.  We conclude 
with possible avenues of future work in the sharp-switching device arena. 
1.4.1 Our work on TFETs 
Our research work on TFET is dedicated to addressing the current issues to improve the 
performance and gain more understanding on the device physics as described below: 
a. Several methods are employed to enhance the ION. The TFET with high-k gate oxide (HfO2) 
is fabricated showing higher ION than device with SiO2 gate oxide, thanks to the lower 
equivalent oxide thickness. The ION is further enhanced by using TFET built on low 
band-gap material (Si1-xGex).  
b. The leakage current ILEAK is suppressed by asymmetric TFET, where an un-gated intrinsic 
region is placed to separate the drain from the gate, and thus reduces ambipolar tunneling 
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leakage.  
c. Low-frequency noise (LFN) measurement is performed to characterize the TFET. The 
result shows that the random telegraphy signal (RTS) noise with 1/f2 slope is dominant in 
TFET, which is different from MOSFET, where the 1/f noise is dominant. Physical 
explanations are given revealing the tunneling mechanism in TFET. 
d. An analytical model combining the tunneling and channel transport is developed agreeing 
well with our experimental results. The model is also extended to explain the gate-induced 
drain leakage (GIDL) in both TFET and fully-depleted SOI MOSFET. 
1.4.2 Our work on the Z
2
-FET feedback device 
We develop a new feedback device named Z2-FET, as it features zero subthreshold 
swing and zero impact ionization. The Z2-FET has simple structure using top and back gates 
to form the injection barriers without the recourse to surface charge and fabrications difficulty 
of two front gates. Our studies on the Z2-FET mainly include: 
a. Direct current (DC) measurements show sharp switching property with nontrivial 
performance and gate-controlled hysteresis. The SS falls below 1 mV/dec with current 
ION/IOFF ratio higher than 10
8, outperforming conventional MOSFETs and TFETs. The 
ID-VD measurements show hysteresis between sweeping forward and backward with the 
turn-on voltage controlled by the gate voltage, interesting for memory application. 
b. TCAD simulation is performed to study the operation principle and scaling capability. 
The operation of the Z2-FET involves the feedback between the carriers flow and the 
injection barriers controlled by front and back gates. With advanced SOI structure, the 
device dimension is scalable down to 30 nm. 
c. DC measurements are performed on the Z2-FET under various temperatures and long time 
voltage stressing to demonstrate its good reliability. 
d. An analytical model is built to explain the Z2-FET performance. The model combines the 
field-effect controlled diffusion current and current-induced voltage at the source and 
drain junctions. The VG-controlled hysteresis is well explained. 
e. Transient measurements and simulations are performed demonstrating the application of 
Z2-FET as high-speed one-transistor DRAM and SRAM.  The DRAM based on Z2-FET 
is demonstrated with supply voltage down to 1.1V and read/write time < 1 ns. The 
retention time is studied in details on devices with different dimensions under various 
temperatures. 
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1.4.3 Our work on a new bipolar-enhanced TFET 
This thesis will conclude with a novel-sharp switching device named BET-FET (bipolar 
enhanced tunneling FET) built in Si/Si1-xGex substrate that is proposed and simulated. The 
BET-FET combines the TFET with the bipolar junction transistor (BJT). The tunneling 
generated carriers are used as base current to drive the BJT and induce high bipolar current. 
Combining the merits of the sharp switching of a TFET and high driving current of a BJT, the 
simulated BET-FET reaches SS < 60 mV/dec, ION competitive with MOSFET at low VDD, 
scalability down to 10 nm, and full Si fabrication capability. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 15
Chapter 2: Characterization and optimization 
of TFETs  
 
Abstract- In this chapter, diversified measurements and simulations are conducted on TFETs 
with various structures in order to enhance the device performance and reveal the device 
physics. 
Variable temperature measurements are reported to confirm the tunneling mechanism in 
TFETs, which were fabricated in fully depleted SOI (FD-SOI) process compatible with 
CMOS.  The first low frequency noise (LFN) measurements on TFETs are also performed to 
reveal that the LFN in TFET differs from that in MOSFET, demonstrating the presence of the 
narrow tunneling junction. 
In order to reduce the leakage current (ILEAK), asymmetrical TFET design is used to 
suppress the ambipolar tunneling current and TCAD simulations are used to explain the 
effect.  
Compared to the TFET with SiO2 gate oxide and conventional Si channel, devices with 
high-k gate oxide and Si1-xGex channel are demonstrated to possess an ON current (ION) that is 
more than 3 decades higher, thanks to higher electric field and lower band-gap at the 
tunneling junction. 
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2.1 Fabrication and device structure 
The TFET fabrication is totally compatible with fully depleted SOI CMOS process flow 
[33]. Unibond SOI with 145 nm BOX and 20 nm active Si layer is used as the fabrication 
substrate. The device active areas (mesa structure) are isolated by photolithography and dry 
etching. The following deposited gate stack is composed of three layers, as illustrated in Fig. 
2.1(a). Two different gate oxides are formed for comparison: either a 6 nm SiO2 grown by dry 
oxidation or a 3 nm atomic layer deposited (ALD) HfO2. After the deposition of a metal gate 
(10 nm TiN), 50 nm thick polysilicon is added.  
The first spacer is formed by the deposition of 10 nm Si3N4 in LPCVD, then a 10 nm 
raised source/drain (RSD) Si layer is epitaxially grown by CVD process. The n-type lightly 
doped drain (LDD) is formed by implantation of As with dose of 1×1015 cm-2 and energy of 9 
keV, while BF2 implantation with dose of 1×10
15 cm-2 and energy of 7 keV is used for 
formation of p-type LDD. Then, a second spacer of 15 or 30 nm and a RSD Si layer of 20 nm 
are deposited. The dose and energy of As for n-type highly doped drain (HDD) implantation 
were 2×1015 cm-2 and 20 keV, respectively, whereas, for p-HDD implantation, these values 
were 3×1015 cm-2 and 5 keV. Rapid thermal annealing (RTA) was used to activate the dopants, 
followed by the metallization. 
 
 
Fig. 2.1. (a) Fabrication of the TFET using standard FD-SOI process. (b) Cross-section view of the 
n-type TFET structure. (c) Schematic view of the p-type TFET.  
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The structure of the fabricated TFETs is similar to that of a MOSFET with double 
spacers and raised S/D, shown in Fig. 2.1(b). The only structural difference between TFETs 
and MOSFETs lies in the opposite doping of the TFET source and drain.  
For simplicity, the p+ region in n-type TFET is defined as source while the n+ region is 
defined as drain. The source is grounded and drain is positively biased. Figure 2.2(a) shows 
ID-VG measurements on the n-type TFET with LG=400nm and Tox=3nm HfO2. The ION in 
n-TFETs is produced by tunneling at the source-channel junction at VG > 0. Whereas, the 
ILEAK is induced by the parasitic tunneling at drain-channel junction at VG < 0 and can be even 
higher than ION. The origin and suppression of the ILEAK are introduced in section 2.3 in 
details. 
The opposite definition applies to p-type TFET, as illustrated in Fig. 1(c).  Again, the 
source is grounded, while the drain is negatively biased in p-TFETs. In contrast with the 
n-type device, the ION and ILEAK are produced at VG < 0 and VG > 0, respectively for p-type 
TFETs, see Fig. 2.2(b). Note that in all measured devices the gate leakage is negligible 
compared to the drain current. 
 
 
Fig. 2.2. ID-VG measurements on the (a) n-type and (b) p-type modes of the TFET with LG = 400 nm 
and Tox = 3 nm HfO2 under various VD bias. 
 
2.2 Measurements confirming the tunneling mechanism 
In order to confirm that the current in TFET is indeed induced by tunneling other than 
other mechanisms, such as carrier drift and diffusion, variable-temperature measurements and 
low-frequency noise (LFN) measurements have been performed. 
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2.2.1 DC characteristics of TFETs under various temperatures 
To verify the tunneling in the TFET, measurement under various temperatures has been 
reported showing that the current in TFET is relatively insensitive to the temperature variation 
and slowly increases monotonically as temperature (T) ramps up [2], due to the decrease of 
bandgap. This is contrary to the conventional MOSFET, where the drift current decreases as T 
increases due to the degraded mobility resulting from phonon scattering [3].  
Figure 2.3 (a) shows the ID-VG of a n-type TFET with 3 nm HfO2 gate oxide, LG = 400 
nm T increasing from 100 K to 300 K in 50 K steps. At low ID, where the current is 
dominated by the interband tunneling at the source-channel junction, the temperature 
dependence of the TFET ID can be qualitatively explained by the Kane tunneling model [12]: 
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where AK, BK are tunneling parameters which depend on the bandgap and carrier effective 
mass in the channel material.  
 
Fig. 2.3: (a) ID-VG characteristics and (b) log(ID/VG
2)-VG
-1 curves at VD = 1 V for an n-type TFET with 
LG = 400 nm as a function of temperature T.  
 
The dominant temperature effect on the TFETs performance comes from the temperature 
variation of bandgap EG, which enters in the exponential of Eq. (1). In Si, EG has weakly 
negative temperature dependence [3]: 
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As temperature increases, the EG decreases, leading to a corresponding decrease in 
parameter BK and hence an increasing tunneling current.  
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The validity of Kane’s model can be examined by rewriting Eq. (2-1) as: 
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Figure 2.3(b) confirms the linear relationship between log(ID/VG
2) and 1/VG over the 
entire temperature range.  The slight variation in the slope reflects the increase of the BK 
coefficient at low temperature. 
Since the temperature dependence of TFET ID agrees with that reported previously [18] 
and with Eq. (1-1), we can draw two main conclusions: 
i) The weak temperature dependence of the drain current ID confirms that BTBT is the 
dominant mechanism in TFETs.  By contrast, the drain current in MOSFETs is strongly 
temperature-dependent, mainly due to mobility variation. 
ii) The Kane model is qualitatively effective in describing the indirect BTBT process in 
Si TFETs. 
 
2.2.2 Low frequency noise (LFN) characteristics 
The LFN of standard MOSFETs is an important limiting factor in analog and digital 
circuits [34-35]. Since the LFN-generating mechanism is the trapping at the channel-gate 
dielectric interface, LFN measurements are also used to extract the density and energy 
distribution of the interface traps in MOSFETs [36-37]. As TFET technology matures, LFN 
properties of TFETs will also impact circuit functionality.  But even at the single device 
level, the 1/f 2 LFN dependence in TFETs provides a useful experimental signature 
distinguishing the tunneling current mechanism from standard MOSFET current [38]. 
In MOSFETs, the LFN is mainly caused by the fluctuation of the channel carrier density 
due to the trapping-detrapping process at the channel-dielectric interface. A single 
trapping-detrapping event causes random telegraph signal (RTS) noise with Lorentzian 
spectrum characterized by 1/f 2 slope [36]. For MOSFETs with large gate area, the 
superposition of many trapping-detrapping events produces 1/f noise [36]. As the gate area 
decreases below 1 ?m2, only one or a few near-interface oxide traps exist in the entire device, 
leading to RTS current noise.  Figure 2.4 shows the noise spectrum of an n-type MOSFET 
fabricated in the same process alongside our TFETs [18]. The dimensions of the device are 
Tox = 6 nm SiO2, LG = 350 nm and W = 10?m. The noise shows 1/f slope as VG sweeps from 
0.1V to 1.5V, due to its large gate area (3.5 ?m2), see Fig. 2.4. 
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Fig. 2.4: LFN spectra of NMOS (LG = 350 nm, W = 10?m, VD = 50 mV, VG = 0.1-1.5 V) showing 1/f 
noise. 
 
However, as we demonstrate for the first time, the LFN properties of TFETs are quite 
different. Figure 2.4 shows the spectrum of two n-type TFETs with the same 6 nm SiO2 gate 
oxide presenting totally different spectral behavior. In the MOSFET of Fig. 2.4 with a gate 
area of 3.5 ?m2 the LFN is 1/f, whereas in the TFETs the noise spectrum is Lorentzian with 
1/f 2 slope despite the much larger 25 ?m2 gate area (LG = 5 µm). The lower images in Fig. 2.5 
show the output voltage of the amplifier used for detecting the fluctuation in ID.  
 
Fig. 2.5: (a), (b) LFN spectra of two n-type TFETs with the same structure and bias (LG = 5 ?m, W = 5 
?m, VD = 1 V, VG = 3-5 V). The lower images show the time variation of the output voltage from the 
amplifier used to capture the LFN signal in the n-type TFET. The RTS noise can be clearly observed, 
with an amplitude of ~0.003 V (output voltage) × 10-8 A/V (amplifier sensitivity) = 3×10-11 A for the 
n-type TFET in (a). RTS of lower amplitude and higher characteristic frequency is observed in (b), 
indicating large variability due to single-trap events. 
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The RTS noise in TFETs is characterized by a large variability. The TFET in Fig. 2.5(a) 
exhibits RTS caused by two or three traps that cause different ID jumps at different trapping 
rates.  The TFET in Fig. 2.5(b), which has nominally the same structure and dimensions, 
includes a single RTS-generating trap with a lower RTS amplitude. The trapping-detrapping 
process is also faster, resulting in a much higher characteristic frequency.  
All differences of LFN properties in TFET against MOSFET can be attributed to the 
small effective tunneling area in TFET. Figure 2.6 compares the ID-VG characteristics of 
n-type MOSFETs and TFETs with different gate lengths (LG) from 5 ?m to 100 nm. The ION 
of TFETs is almost 5~6 decades lower than that of MOSFETs due to the large bandgap of 
silicon and the insufficiently abrupt tunnel junction. As can be seen from Fig. 2.6(a), in 
MOSFETs the ION increases as LG decreases due to larger channel conductance. As LG 
decreases to 100 nm, the threshold voltage (Vth) of the MOSFET tends to decrease due to the 
short channel effect and drain induced barrier lowering (DIBL).  In TFETs, neither the ION 
nor Vth changes as LG decreases from 5 ?m to 100 nm. This indicates that the current in 
TFETs is not controlled by channel conductance as in MOSFETs, but by interband tunneling 
at the source-channel junction, which is also confirmed by the weak temperature dependence 
of ID in previously. Therefore, the characteristics of TFETs are independent of LG, at least for 
the low ION levels demonstrated so far.  
 
Fig. 2.6: Measured ID-VG characteristics (VD = 1 V) of (a) MOSFETs and (b) TFETs with LG 
decreasing from 5 ?m to 100 nm. The ION of MOSFETs tends to increase as LG decreases and Vth 
decreases due to short channel effects. The ID of TFETs remains stable even when LG decreases to 100 
nm. 
 
In TFETs, the same trapping-detrapping process occurs at Si-SiO2 interface as in 
MOSFETs. However, the impact of this process depends on the location of the traps.  First, 
the trapping can modulate the channel conductance, just as in a MOSFET, but as we have 
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discussed already, the fluctuations in the channel conductance have a negligible effect on ID.  
Second, the trapping-detrapping events near the tunneling junction can change the maximum 
junction electric field Emax, causing fluctuations in the interband tunneling rate which is 
exponentially dependent on Emax [12]. The corresponding area is determined by the detailed 
structure and gate/drain bias of TFET, but it is generally very narrow (< 10 nm) [39]. Hence, 
the effective LFN-generating area of the TFET is very small (< 0.05 ?m2 for device width W 
= 5 ?m), including only a discrete numbers of traps, just as in a very small MOSFET.  This 
is why the RTS noise with large variation is observed in TFETs even if the gate area is 
nominally large. 
Due to its extremely small effective gate length, the amplitude of RTS noise in TFETs is 
comparable to that in very small MOSFETs, even though the transconductance is much lower. 
In the TFET of Fig. 2.6(a), the sensitivity of the amplifier is 1×10-8 A/V which indicates the 
maximum fluctuation in ID is ~5%. As TFET performance is enhanced by the introduction of 
alternative low bandgap materials (Ge) and more effective electrostatic modulation of 
tunneling junction electric field, we can expect that RTS noise will become a dominant noise 
in the TFET.  
 
2.3 Suppression of leakage current by asymmetrical structure 
A potential problem with symmetrical TFETs is the large ILEAK under opposite gate bias, 
because interband tunneling can occur at either the source-channel or the drain-channel 
junction depending on the sign of VG. This ambipolar ILEAK can be more severe for TFETs 
based on low bandgap semiconductors, such as Ge, see Fig. 2.7 [20].  
 
Fig. 2.7: Band-diagrams showing a symmetrical n-type TFET in (a) ON state with VG > 0, (b) OFF 
state with VG = 0 and (c) ambipolar state with VG < 0. High leakage current occurs due to parasitic 
tunneling in ambipolar state, especially in TFET with low band-gap material [20]. 
 
The solution is to introduce an asymmetrical architecture, such as unequal source/drain 
doping [20], intrinsic region and heterojunction [40]. Among these solutions, the introduction 
of intrinsic region is the simplest, requiring an easy change in the photomask. This method 
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was originally proposed in a simulation paper [41]; the first experimental data have been 
presented in [18]. Here, we present a systematic study by the combination of simulation and 
experiment.  We also demonstrate the possibility of completely suppressing the ambipolar 
ILEAK.  
Figure 2.8 shows the structure of the asymmetrical TFET with an intrinsic region (LIN) 
separating the drain from the gate. The fabrication is the similar to the symmetrical TFET as 
Fig. 2.1, except that a Si3N4 protection layer is formed prior to the implantation of 
source/drain.  
 
Fig. 2.8: Structure of the asymmetrical TFET with intrinsic region LIN [18].  
 
Figure 2.9 shows the ID-VG measurements on n-type TFETs with various LIN. The device 
parameters are Tox = 6 nm SiO2, Tsi = 20 nm, TBOX = 145 nm and LG = 400 nm. Under VD = 1 
V, the leakage current on VG < 0 of the n-type TFET with LIN =10 nm is even higher than the 
ON current obtained at VG > 0, see Fig. 2.9(a).  
 
Fig. 2.9: (a) Experimental and (b) simulated ID-VG curves of n-type TFETs with different LIN from 
10nm to 50nm showing that the increase of LIN largely suppresses the leakage current, while the ION is 
not affected. The device parameters are Tox = 6 nm SiO2, Tsi = 20 nm, TBOX = 145 nm and LG = 400 nm, 
under VD = 1 V. 
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As the LIN increases, the ILEAK is reduced apparently. With LIN = 50 nm, the ILEAK is 
suppressed below the noise level, whereas ION is kept constant. Figure 2.9(b) shows the 
TCAD simulation in Silvaco using local Kane's model, reproducing the experimental results 
well.  
To understand the mechanisms, the maximum electric field (Emax), determining the 
band-to-band tunneling rate, is extracted from the simulation of n-type TFETs with different 
LIN.  Figure 2.10 shows the evolution of Emax in ON and OFF states, as LIN increases from 0 
nm to 50 nm. Under VG = –6 V, the TFET is in OFF state and holes are accumulated in the 
channel beneath the front gate, forming a tunneling p-n junction at drain side where the 
intrinsic region is located, see Fig. 2.10(a). For the TFET with LIN smaller than 20 nm, the 
Emax in the OFF state is even slightly larger than in the ON state due to the higher voltage 
difference between gate and drain (|VG-VD|). However, as LIN increases beyond 20 nm, the 
Emax at the drain side falls quickly. Since the BTBT rate is exponentially dependent on Emax 
[12], it can be suppressed at the drain side by increasing LIN.  
However, under positive gate bias, the TFET is in the ON state and the tunneling occurs at 
source side. The Emax at the source side is almost constant as LIN increases due to the 
negligible potential drop on LIN region, see Fig. 2.10(c), resulting in a constant ION.  
 
 
Fig. 2.10: Schematic view of the n-type TFET operating in (a) OFF and (b) ON states with VG=-6V  
and 6V, respectively. (c) The evolution of Emax in ON and OFF states of TFETs with different LIN.  
 
In p-type TFETs, the ION is also unaffected by LIN, as can be seen in Fig. 2.11(a). 
However, the full suppression of ILEAK in p-type TFETs requires a larger LIN = 100 nm. We 
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attribute this difference to the diffusion coefficients of boron (B) and arsenic (As) in Si.  
Figure 2.11(b) shows the simulated doping profiles of implanted B and As after the activation 
anneal. All parameters in simulation were adjusted according to the fabrication process. As 
previous work indicates [20], a doping concentration which is lower than 1×1018 cm-3 can be 
used to effectively suppress the tunneling.  In our case, the ILEAK results from the tunneling 
at drain side which is doped by As and B in n-type and p-type TFETs, respectively. The 
characteristic diffusion distance from the edge of spacer to the 1018 cm-3 value point is ~40 
nm for As and ~90 nm for B, as shown in Fig. 2.11(b), qualitatively explaining our 
experimental observations.  
The same tendency applies to TFETs with 3 nm HfO2 gate oxide and EOT = 2.2 nm. As 
shown in Fig 2.12(a), the ILEAK of n-TFETs with same dimension as in Fig. 2.9 except the 
gate oxide, drops rapidly as LIN increases. Note that the residual ILEAK as LIN exceeds 50 nm is 
caused by gate leakage, which cannot be suppressed by increasing LIN. However, for 
HfO2-based p-type TFETs, LIN as long as 100 nm reduces the ILEAK but cannot completely 
suppress it, due to both the effects of the longer B diffusion length and stronger gate control 
of Emax, see Fig. 2.12(b).  
 
Fig. 2.11: Measured ID-VG curve of p-type TFETs with SiO2 gate oxide and different LIN (a) and the 
simulation of the lateral diffusion profiles of boron and arsenic dopants (b). The dotted line indicates 
the boundary, where the doping concentration drops down to 1×1018 cm-3.  The device parameters are 
the same as in Fig. 2.9. 
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Fig. 2.12: Measured ID-VG curves of n-TFETs (a) and p-TFETs (b) with 3 nm HfO2 gate oxides and 
different LIN.  
 
2.4 Enhancement of the ON current 
To date, a major challenge for TFETs has been the very low ION, typically 3-5 decades 
lower than a MOSFET fabricated in the same process.  In order to increase ION, one can 
replace SiO2 gate oxides with HfO2 and obtain higher electric fields. Further increase in the 
tunneling current can be achieved by using a lower band-gap material (Si0.65Ge0.35) in the 
channel instead of Si.  
2.4.1 High-k gate oxide to enhance ION  
A comparison of ID-VG curves of TFETs with different gate oxides and LG = 400 nm 
under |VD| = 1 V is shown in Fig. 2.13. Both n-type and p-type devices are compared, biased 
as in Fig. 2.1(a). Since there exists no unambiguous definition of ON current ION and SS in 
TFET,  for comparison purposes, we define the ION at constant |VG| = 3V and |VD| = 1V, and 
extract the SS value when ID reaches 2×10
-12 A/?m. As can be easily observed in Fig. 2.13(a), 
TFETs with HfO2 gate oxide have higher ION than those based on SiO2. The SS values are also 
markedly reduced. This is due to the reduction of equivalent oxide thickness (EOT) using 
high-k gate dielectric, as demonstrated by the C-V measurement, shown in Fig. 2.13(b). 
Thanks to EOT = 2.2 nm, the device with 3nm HfO2 gate oxide device has much higher 
electric field at tunneling junction than that with SiO2.  
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Fig. 2.13. (a) ID-VG measurements comparing the n-type and p-type TFETs with various gate oxides.  
(b) C-V measurement showing much lower EOT of HfO2 gate oxide than SiO2. 
 
As described in Fig. 2.14, the performance of TFET is independent of LG. This due to the 
fact that at low ID the tunneling current is determined by the maximum electric field at the 
tunneling junction and unaffected by the carrier transport in the channel [39]. Figure 2.14(a) 
shows that ION is less than 10
-11 A/?m for both n-type and p-type TFETs with SiO2, whereas 
ION increases over 10
-8 A/?m for those with HfO2 gate oxide. As for the SS value, shown in 
Fig. 2.14(b), both n-type and p-type TFETs with SiO2 have SS ~ 1.1 V/decade, which is 
reduced to 0.33 V/decade in devices with HfO2.  
 
Fig. 2.14. Comparison of both the n-type and p-type TFETs with LG from 400nm to 100nm showing 
that (a) the ION and (b) SS are largely improved by using HfO2 gate oxide instead of SiO2. 
 
The comparison reveals that thinner EOT leads to higher ION and lower SS values due to 
the better electrostatic controllability from the gate. The theoretically achievable S < 60 
mV/dec value in TFETs needs excellent electrostatic control of the maximum junction field, 
which requires minimizing gate EOT and sharpening the S/D lateral doping profile.  As a 
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result, the experimental reports of low SS published thus far [2, 6, 18, 20] have generally 
suffered from low ION, at least for reasonable VD values. 
2.4.2 Use of Si1-xGex in channel to enhance ION 
Low band-gap materials, such as Si1-xGex [18], Ge [20] and III-V semiconductors [22], are 
commonly used to further enhance the ION in TFET. In this work, Si0.65Ge0.35 is used in the 
channel to replace the Si, and thus increase the band-to-band tunneling rate. The Si0.65Ge0.35 is 
fabricated by SiGe enrichment process, described in Fig. 2.15(a) [42]. A 53nm Si0.9Ge0.1 layer 
is epitaxially grown on the SOI substrate followed by the thermal oxidation. The Si atoms at 
the surface are oxidized and sacrificed, whereas the Ge atoms diffuse inside the Si1-xGex layer 
and enrich the content of Ge [43]. A 15nm strained Si0.65Ge0.35 layer is obtained and used as 
the active layer of TFET. Figure 2.15(b) compares the ID-VG measurements on TFETs with Si 
and Si0.65Ge0.35. The ION is enhanced by using Si0.65Ge0.35, albeit with higher leakage current 
and degraded SS, probably due to trap assisted tunneling and thermal generation. 
 
Fig. 2.15: Schematic view of the SiGe enrichment process [42]. (b) Comparison of the TFETs with 
either Si or Si0.65Ge0.35 in the channel. For both of the devices, parameters are Tox = 3 nm HfO2, TBOX = 
145 nm and LG = 400 nm under VD = -1 V. 
 
2.5 Conclusions 
In this chapter, we present both TFETs and MOSFETs fabricated in the same FD-SOI 
process. The measurements under various temperatures have been performed on the TFETs, 
showing that the current increases slightly as temperature increases, differing from 
conventional MOSFETs. The LFN measurements revealed that the RTS noise with high 
amplitude is dominant in TFET with large dimension, contrary to large MOSFET, where 1/f 
noise is dominant. This demonstrates that the current in TFET is controlled by the narrow 
tunneling junction. 
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In order to reduce the ILEAK, asymmetrical TFETs with intrinsic ungated regions LIN have 
been studied. For the n-type TFET with SiO2 gate oxide, a 50nm LIN is enough to suppresses 
the ILEAK effectively without degrading ION. Whereas, longer LIN region is needed for p-type 
devices with HfO2 gate oxide due to the long diffusion length of Boron and strong control of 
the gate.  
We have studied TFETs with various gate oxides, channel materials and structures in 
order to overcome the inadequate ION. We show that the use of HfO2 gate oxide enhances the 
ION by a factor of ~10
3 and reduces the SS by 60%. Further enhancement of ION was achieved 
by using a Si0.65Ge0.35 channel.  
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Chapter 3: TFET modeling and GIDL current 
in TFETs and FD-SOI MOSFETs 
 
In this chapter, we present a model for the tunneling field-effect transistor (TFET) 
comprising a series connection of a MOSFET with a gate-controllable tunnel diode (GTD). 
Through the introduction of the MOSFET in our model, both operational regimes of TFET 
are handled correctly, with the tunneling junction dominating at low interband tunneling 
current and the channel transport dominating at high tunneling current. The comparison 
between our model, TCAD simulations and experimental data on TFETs with different gate 
oxide and channel thicknesses over the full range of gate and drain bias confirms the model's 
reliability and accuracy. At low tunneling current, the model further simplifies to a compact 
analytical model.  With minor modifications, our model can also be applied to multi-gate 
TFET architectures. 
The developed model is further extended to explain the gate-induced drain leakage 
(GIDL) in FD-SOI TFETs and MOSFETs. In long-channel MOSFETs, the GIDL current is 
lower than in TFETs with similar junction doping, due to the voltage drop at the source tunnel 
junction.  We develop a GIDL model combining a tunneling junction at the source with a 
forward-biased diode at the drain that agrees well with experimental results. 
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3.1 Background of the TFET modeling 
As the experimental performance of TFETs is improved by using the high-k gate oxides 
[18], low band-gap materials [20] and multi-gate structures [2], comprehensive models are 
urgently required to reliably predict TFET performance.  
In the past, TCAD simulations combining the local Kane's model [12] with numerically 
obtained potential distributions have been used for qualitative analysis and TFET 
performance predictions [14, 44-45]. A more precise and complicated numerical method 
using non-equilibrium Green's function (NEGF) is also available [46-47]. On the other hand, 
an analytical model would be very useful to aid physical understanding and provide quick 
predictions, and indispensable for circuit-level simulation and modeling.   
Several analytical TFETs models have been published to date [48-51]. They are generally 
based on analytically solving the Poisson equation at the tunneling junction and then 
calculating the tunneling current by inserting the obtained electric field into Kane's model for 
interband tunneling. In [50], the channel was assumed to be always fully depleted, so that the 
effect of drain voltage (VD) on tunneling junction is excluded.  Even in models that include 
the effect of VD, however, the channel is still assumed to be depleted, which is usually 
incorrect at high gate voltage (VG) in a long-channel TFET [51], where the channel is much 
longer than the characteristic length Ld [16]. None of the models published to date 
quantitatively captures the two working regimes in a long-channel TFET: the "saturation 
regime" in which the tunneling current is independent of VD and the "linear regime" in which 
the current depends on both VD and VG. Furthermore, carrier transport along channel is 
typically ignored, even though the channel transport is expected to limit ION in TFETs with a 
sufficiently high tunneling rate.  
 
3.2 New model of TFET combining tunneling and channel transport  
In this chapter, we propose an analytical model for the TFET regarded as series 
connection of a gate-controllable tunneling diode (GTD) with a MOSFET [52]. The potential 
distribution around the tunneling junction is obtained by solving the Poisson equation with the 
pseudo-2D method [48] [51], including the influence of the channel potential that is 
determined by the series-connected MOSFET. Kane’s model serves to derive the tunneling 
current, but using the average electric field along shortest tunneling width (ETW) rather than 
the local maximum electric field (Emax) [50] [53].  By combining the current-voltage 
equations of the GTD and MOSFET, the channel potential is determined in both linear and 
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saturation regimes, yielding the actual value of ID. Generally, the channel transport in the 
MOSFET must be solved numerically, but our model reduces to a compact and explicit 
analytic expression if the tunneling rate is relatively low. 
The model was validated by comparing the predicted potential profile at the tunneling 
junction with TCAD simulations for various biasing values, gate oxide (Tox) and channel (TSi) 
thicknesses. Further, our model accurately predicts experimental I-V data over a wide range of 
biasing with interband tunneling parameters that agree with published results. Finally, the 
model can be easily extended to multi-gate structures and used to predict the performance of 
TFETs with different technological parameters (gate oxide thickness, channel thickness), 
device geometries and alternative materials. 
3.2.1 Model derivation 
A schematic view of a p-type TFET (PTFET) is shown in Fig. 3.1(a). At sufficiently 
negative VG, a reverse-biased tunneling junction is formed at the source side.  As illustrated 
in Fig. 3.1(b), we model this TFET as the series connection of a p-type MOSFET at the drain 
side with a GTD at the source.  The PMOSFET has a well-defined drain voltage VD, but its 
virtual source at the start of the channel coincides with the cathode of the GTD and is at a 
potential VC determined by current continuity.  
 
Fig. 3.1: (a) Schematic view of a p-type TFET with gate and drain negatively biased. The schematic 
structure with raised source/drain and two spacers is the same as our measured devices. (b) The 
proposed model of the p-type TFET in which the channel and drain belong to a MOSFET in series 
with the gate-controllable tunneling diode located at source. 
 
We have performed TCAD simulations using Silvaco Atlas (version 3.18.17.R) to analyze 
the TFET and MOSFET properties. Figure 3.2 compares the surface potential profiles of the 
MOSFET with two TFETs possessing either a normal or an exaggerated interband tunneling 
rate.  The exaggerated tunneling rate is implemented by directly decreasing the exponential 
 33
parameter BK in Kane’s model
 [12] from 21 MV/cm to 1 MV/cm, mimicking an optimized 
future TFET structure with higher tunneling (achievable, for example, by implementing the 
GTD in a lower bandgap material like Ge). For the TFET with normal Si junction tunneling 
rate, the potential drop in the channel is minimal, except for the pinched off depletion region 
near the drain. However, if the tunneling rate is large, the high ION of TFET induces a large 
potential drop in the channel. The surface potential of the TFET with exaggerated tunneling 
rate is almost the same as that of the MOSFET in the channel and drain regions except for the 
extra drop at the source junction due to the built-in junction potential, as shown in Fig. 3.2.  
As a result, if the tunneling rate is high enough, only a small potential drop is needed at the 
tunneling junction to produce a high current; the current will be restricted by the carrier 
transport along the channel, so a TFET with a high tunneling rate degenerates into a 
MOSFET.   
 
Fig. 3.2: Comparison of TCAD-simulated surface potentials between three devices: TFET with normal 
Si interband tunneling rate; TFET with exaggerated tunneling rate; and a regular MOSFET without a 
tunneling junction at the source. The simplified structure of the simulated TFET is shown in the upper 
inset of Fig. 3.2. The simulated MOSFET is identical to the TFET, except that both source and drain 
are p+ doped. The PTFET with exaggerated tunneling rate has the same potential profile as the 
MOSFET. The simulated device has LG = 200 nm, TSi = 20 nm and Tox = 2 nm with bias of VG = –1.5 
V and VD = –2 V. 
 
3.2.1.1 Current continuity and I-V characteristic of the tunneling junction 
The TFET I-V characteristics can be obtained by using current continuity and setting the 
current ID(VG, VC) of the GTD equal to the ID(VG,VD–VC) of the series-connected MOSFET 
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with its source at VC. We need to combine the well-known I-V relations for MOSFET [3] with 
a model incorporating the VG and VC dependence of the GTD current. 
One possible approach is to solve the Poisson equation at the junction and then use the 
obtained maximum electric field (Emax) in the local Kane’s model [12]. However, the use of 
Emax can greatly overestimate the tunneling current due to the non-uniformity of the electric 
field at tunneling junction. Instead, the use of the mean electric field (ETW) along the shortest 
tunneling width (LTW) in the WKB approximation of interband tunneling has been shown to 
be more accurate in planar Si pn tunnel junctions [53].  
A schematic view of a GTD on SOI substrate is shown in Fig. 3.3(a). Since the tunneling 
rate decreases exponentially with increasing tunneling width, the analytical model is still 
fairly accurate by only considering the shortest tunneling path. This significantly simplifies 
the analytical model.  The surface potential along the tunneling direction can be determined 
by the electrostatic potentials of the gate (?G = VG – VFB), source (?S = VS + VbiS), and channel 
(?C = VC + VbiC), referenced to the midgap Fermi level Ei in the nominally undoped channel 
[3]. Note that the two terms in the channel potential (?C) consist of the channel voltage VC 
induced by the current flow through the channel and drain junction and the channel built-in 
potential VbiC that reflects the change of the Fermi level in the channel induced by the VG.  
 
 
Fig. 3.3. (a) Schematic view of the tunneling junction in which the potential distribution is determined 
by the potentials of the gate ?G, source ?S and channel ?C. (b) Potential profile along the tunneling 
junction obtained from TCAD simulation showing the shortest tunneling width LTW between the 
source at potential ?S and the point where the surface potential equals (?S – EG/q). 
 
The Poisson equation around the junction in intrinsic channel can be expressed as  
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where ?(x,y) is the potential with respect to channel Fermi level and the doping NA in the 
nominally undoped channel is assumed to be negligible.  Using a second order polynomial, 
the potential can be approximated as [51, 54]: 
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From the vertical boundary condition in the channel, one can obtain: 
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where ?t(x) and ?b(x) represent the top and bottom  
surface potential along the channel respectively. ?G is the gate potential defined as: ?G = 
VG-VFB where VFB is the flat band voltage. ?si?and ?ox represent the dielectric constants for the 
channel material and gate oxide with thickness of Tsi and Tox, respectively. Since the back 
gate oxide thickness (TBOX) is normally large for a single gate SOI device, the back interface 
electric field E(x, Tsi) can be neglected. 
Substituting Eq. (3-2) into Eq. (3-3), the coefficients (a0, a1 and a2) in Eq. (3-2) can be 
expressed by the top surface potential as: 
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where Ld is the characteristic decay length determined by the Tox and active layer Tsi 
thicknesses. The differential equation of surface potential can be obtained by substituting Eq. 
(3-2) into the Eq. (3-1) with the coefficient functions defined by Eq. (3-4).  
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The solution of top surface potential in Eq. (3-5) has the form of: 
? Gt
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where C and D are the coefficients determined by the lateral boundary conditions of the 
channel region. After inserting the channel boundary conditions, one obtains: 
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From Eq. (3-7), as x decreases toward zero, the potential decays from ?S at source side to 
?C at channel with the decay length Ld, as shown in Fig. 3.3(b). This potential profile ensures 
that the shortest tunneling barrier width LTW lies along the source-channel direction and is 
determined by the point where the surface potential falls by ~EG/q below the source potential 
?S. From Eq. (3-7), we further obtain: 
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Eq. (3-9) can be converted to a more straightforward form: 
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From Eq. (3-10), we can find the average electric field along the shortest tunneling barrier, 
ETW ~ EG/qLTW, and then substitute ETW into the Kane model expression for the interband 
tunneling current [12], yielding:   
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where AK and BK are tunneling parameters determined by the bandgap and carrier mass. The 
parameter AK also includes the effective tunneling volume with unit channel width, but it is 
the BK parameter in the exponential that dominates the predicted values of ID. 
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3.2.1.2. Low current simplification and the two working regimes of a TFET  
Combining Eq. (3-11) with the MOSFET equation, both the ?C and ID of TFET can be 
obtained. Due to the nonlinearity of the equations, in the general case they must be solved 
numerically.  However, if the overall TFET current is much lower than that of its MOSFET 
component (the p-type MOSFET of Fig. 3.1(b) with VC = 0), the channel potential ?C can be 
simplified by ignoring the potential drop along the channel. In this case, the ?C in both linear 
and saturation regimes of the MOSFET component can be expressed as: 
on region) (saturatiif
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where VbiC is the channel built-in potential and VTth is the threshold voltage of the MOSFET 
component. This assumption is reasonable for all experimental devices reported to date, since 
even the best experimental TFETs have ION about 3 decades lower than MOSFETs built in the 
same technology [20].  Substituting Eq. (3-12) into Eq. (3-11), an analytical expression for 
ID(VG, VD) in a TFET is obtained.   
 As indicated in Eq. (3-12), VC increases linearly with VD in the linear regime of the 
MOSFET and thus the ID of the GTD depends both on VG and VD, according to Eq. (3-11). In 
the saturation regime of the MOSFET, VC only depends on VG and thus the tunneling current 
is independent of VD. Note that the |VTth| of the MOSFET component in the model is slightly 
larger than the threshold voltage of a standalone MOSFET with VC = 0 (grounded source). 
This is most easily seen by noting that the non-zero VC is equivalent to an opposite back gate 
bias (VBG = –VC) on the MOSFET component, so that the interchannel coupling effect 
increases the |VTth| [55]. 
In the following section, we will verify our model against both TCAD and experimental 
results measured on Si TFETs fabricated in an FD-SOI process. 
 
3.2.2. Model validation 
The validity of the model proposed in Eqs. (3.11) and (3.12) is verified from two aspects. 
First, the potential expressed by Eq. (3.7) around tunneling junction with ?C determined by Eq. 
(3.12) is examined by tracking the surface potential via TCAD simulation. Next, the model is 
used to quantitatively fit the experimental results with extracted tunneling parameters. 
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3.2.2.1. Potential profile tracking 
The surface potential is the basis for calculating tunneling current and should be 
determined as accurately as possible. For verifying the reliability of the potential, TCAD 
simulations are used to obtain the surface potential around tunneling junction and compared 
with the expression given by Eq. (3-7) for TFETs with a normal Si tunneling rate. Combining 
Eqs. (3-7) and (3-12), we obtain:   
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We verified the predicted potential profile of Eq. (3-13) with TCAD simulations on a 
simplified model PTFET structure with various Tox and Tsi. The source and drain have a 
doping concentration of 1×1021 cm-3. The channel is taken as intrinsic with a length of 200 nm. 
For simplicity, the channel build-in potential VbiC in Eq. (3-13) is taken as -0.6 V in all cases.  
Figure 3.4 compares the surface potential profile of the tunneling junction from TCAD 
simulation (dots) to that described by Eq. (3-13) (curves) for TFETs under different biasing 
with several values of Tox and Tsi.  Figure 3.4(a) shows the tracking results as VD is fixed at 
–2 V with VG swept from –1 to –4 V, from saturation to linear regime. This model device has 
an SOI structure with 1 nm SiO2 and 5 nm thick Si channel, at the limits of modern 
fabrication. The tracking by the model is accurate and reasonable. In the saturation region, as 
VG decreases from –1 to –2 V, the channel potential follows the VG. However, as VG decreases 
below –3 V, the channel potential (?C) is pinned by the fixed VD, because the device is now in 
the linear regime. Similar results can be observed for the situation with fixed VG and swept VD, 
as shown in Fig. 3.4(b). 
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Fig. 3.4: Comparison of the surface potential profile at tunneling junction between TCAD simulation 
(dots) and the model (curves). The simulated device has the same simplified structure as in Fig. 2.2. (a, 
b) The model TFETs have Tox = 1 nm and TSi = 5 nm, with biasing (a) VD = –2 V with VG swept from 
–1 V to –4 V and (b) VG = –2 V with VD swept from –0.5 V to –3 V. (c, d) The TFETs are biased at VD 
= –1 V and VG = –3 V, with different structures: (c) TSi = 5 nm with Tox varying from 5 nm to 1 nm 
and (d) Tox = 2 nm with Tsi varying from 20 nm to 2 nm. The model can explain the effect of Tox and 
Tsi reasonably well, except for relatively thick Tsi > 10 nm. 
 
The structural parameters Tox and Tsi can strongly affect the potential profile through 
changing Ld in Eq. (8). As the Tox decreases from 5 nm to 1 nm with a constant Tsi of 5 nm, 
the surface potential decays faster, which is accurately reproduced by our model, as shown in 
Fig. 3.4(c) for simulations with biasing fixed at VD = –1 V and VG = –3 V. The influence of 
the Tsi for fixed Tox is also accurately reproduced until Tsi increases over 10 nm, at which 
point our model overestimates the change in the potential, see Fig. 3.4(d). This discrepancy is 
due to the polynomial approximation for the 2D potential becoming less reliable at large Tsi 
[50] [47]. Since the trend for SOI technology is toward thinner Tsi, this is not a major problem 
for our model. 
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3.2.2.2. Quantitative fitting of experimental results 
Having verified the model's ability of accurately track TCAD-simulated potential profiles 
in simplified TFET structures, we have further verified our model by quantitatively fitting the 
tunneling current from experimental TFET results. Two different gate oxides, 3 nm HfO2 and 
6 nm SiO2, with equivalent gate oxide thickness (EOT) of 2.2 nm and 6 nm were used (145 
nm buried oxide for all devices). The silicon channel thickness was TSi = 20 nm and gate 
length LG = 400 nm. For quantitative fitting of the experimental results, our model requires 
three parameters: VTth and the tunneling parameters, AK and BK.  
In a TFET with low ID, the threshold voltage VTth cannot be extracted from the ID-VG 
curve as in a MOSFET.  Instead, we extract VTth from the ID-VD curves by considering the 
current saturation as a function of VD. Figure 3.5(a) shows an experimental ID-VD curve of a 
PTFET with HfO2 gate oxide. As VD increases, the device transitions from linear to saturation 
regime, with ID becoming independent of VD. The extraction of VTth proceeds from the relative 
output conductance expressed by GRD = GD/ID, where GD ? ?ID/?VD is the output conductance.  
As VD increases to VDsat = VG – VTth, we extract VTth at a given VG from the point where GRD 
falls below 0.1, as shown in Fig. 3.5(b).  
 
Fig. 3.5: (a) Experimental ID-VD PTFET curves vs. VG, showing two distinct working regimes. In the 
linear regime, ID changes with VD, whereas in the saturation regime ID is unaffected by VD. (b) The 
relative output conductance GRD ? GD/ID where GD is the output conductance ?ID/?VD. The constant 
value of Gd/ID =0.1V
-1 is taken to be the saturation threshold VTth. 
 
Next, the tunneling parameters, AK and BK, are extracted from the ID-VG curve under a 
fixed VD. Figure 3.6(a) shows the ID-VG curves of two p-type TFETs with HfO2 and SiO2 gate 
oxides at VD = –2 and –5 V, respectively. The HfO2-based device has larger ION and smaller 
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subthreshold swing (i.e., steeper slope) due to the stronger gate controllability. Taking the 
logarithm of Eq. (3-11),  
ln (ID/ETW
2) = ln(AK) – BK/ETW                          (3-14) 
AK and BK are extracted from the slope and intercept of the linear section of the curve shown 
in Fig. 3.6(b).  
 
Fig. 3.6: (a) ID-VD curves of SOI TFETs with different gate oxides of 3 nm HfO2 and 6 nm SiO2 biased 
at VD = –2 V and –5 V, respectively. (b) The corresponding linear regions of ln(ID/ETW
2) vs. ETW
-1 
curves. The tunneling parameters of AK and BK can be extracted from the slope and intercept for 
subsequent quantitative fitting.   
 
 The extracted BK values are around 23 MV/cm for both TFETs with different gate oxides, 
in agreement with other reports on interband tunneling in Si [51, 53]. Substituting these 
values into Eq. (3.11) and Eq. (3.12), the tunneling current under different VG and VD can be 
computed. Figure 3.7 shows the fit between our model (curves) and the experimental data 
(dots) from TFETs with 6 nm SiO2 and 3 nm HfO2 gate oxides. The agreement between 
model and experimental results is good over a large VG and VD range. The model does slightly 
overestimate ID in the region of very small VD and high VG only, see Fig. 3.7(b). We attribute 
this to the fact that the tunneling model in Eq. (3.11) takes the parameter AK and hence the 
tunneling volume to be a constant. For TFETs with small Ld, the electric field is very high 
under high VG, but at low VD the effective tunneling volume is small.   
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Fig. 3.7: Quantitative model fits (curves) of the experimental results (dots) of (a)(c) ID-VG and (b)(d) 
ID-VD characteristics of SOI TFET with (a)(b) 6 nm SiO2 and (c)(d) 3 nm HfO2 gate oxides. The fits 
are accurate except for ID-VD curves at low VD, where the model slightly overestimates the tunneling 
current. 
 
In Fig. 3.8, the same fitting method is used for a p-type TFET with the same HfO2 gate 
oxide but Si0.65Ge0.35 channel material, resulting in higher ID. The extracted BK value is 19 
MV/cm, which is ~4 MV/cm lower than for a Si TFET. As shown in Fig. 3.8(a), the current is 
dominated by trap assisted tunneling (TAT) at low VG, where the current increases slower 
than at high VG [10],
 but at higher VG band-to-band tunneling (BTBT) takes over and the data 
can be well fit by the model (plain lines). The overestimation of the ID at low VD is somewhat 
worse than in Si TFETs due to the lower BK value of Si0.65Ge0.35, as shown in Fig. 3.8(b). 
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Fig. 3.8: Quantitative model fits (plain lines) of experimental results (symbols) of (a) ID-VG and (b) 
ID-VD curves of Si0.65Ge0.35 TFETs with 3 nm HfO2 gate oxide. The bandgap of Si0.65Ge0.35 is taken 
to be 0.98 eV, corresponding to unstrained SiGe. The overestimation of tunneling current is somewhat 
worse in the low VD region compared to the SOI TFET. 
 
3.2.3 Extension to multi-gate devices and performance prediction 
The model can be used for multi-gate devices with a slight change in the definition of the 
decay length Ld, which has the same meaning as the natural length in a MOSFET [56].
 The 
expressions of Ld for Double-Gate (DG) and Gate-All-Around (GAA) structures have been 
derived as [57] [58]:  
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Figure 3.9(a) compares the performance predicted by the model of TFETs with different 
gate configurations. The Tox, Tsi and tunneling parameters are the same as in our experiments. 
Compared to the single gate device, the usage of double gate structure increases the ION by a 
factor of ~10 times, thanks to smaller Ld, leading to a higher tunneling electric field. The 
predicted SS is also significantly reduced. 
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Fig. 3.9: (a) The effect of using a multi-gate TFET structure predicted by the model. The SOI TFET 
has Tox of 2.2 nm and TSi of 20 nm which is the same as the experimental device. The predicted 
enhancement of ION and SS by using double-gate (DG) or gate-all-around (GAA) structure is apparent 
compared to the single-gate (SG) TFET.  
 
Figure 3.10 shows the predicted ION and SS of the TFETs with different Ld and BK values. 
The ION increases almost exponentially as Ld decreases due to the higher electric field. The 
predicted ION in silicon TFET with BK = 23 MV/cm agrees well with the experimental results. 
The use of high-k gate oxide reduces the Ld and thus increases the ION by 3 decades. The 
replacement of Si by Si0.65Ge0.35 in the channel reduces the BK from 23 MV/cm to 19 MV/cm, 
and thus increases the ION by 10 times. Further increase of ION is achieved by using material 
with even lower BK, which can be obtained raising the content of Ge in Si1-xGex. As for the SS, 
only the Si TFET with HfO2 shows good agreement between the experiment and the 
prediction. However, the SS is largely underestimated by the prediction for the device with 
Si1-xGex channel. This may be due to the high density of surface traps at the Si1-xGex 
channel/oxide interface and to the fact that the trap-assisted-tunneling current, which has a 
weaker electric field dependence, is dominant at low ID in the Si1-xGex TFET, as discussed 
earlier. 
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Fig. 3.10: (a) ION defined at constant |VD| = 1 V and |VG| = 3 V; (b) SS defined at constant |ID| = 2×10
-12 
A/?m for TFETs with different Ld and BK values. The three dots represent the experimental results 
showing good match in the prediction of ION, whereas apparent deviation is observed for the prediction 
of SS. 
 
3.2.4 Discussion 
Even though our model quantitatively reproduces experimental results, there are still some 
problems requiring improvements. For simplicity, the model does not consider the doping 
depletion and profile in the source region, so that the shortest tunneling distance is assumed to 
lie along the channel length direction. This slightly overestimates the electric field and thus 
exaggerates the tunneling current. A simple introduction of an uniform depletion region along 
channel length direction is possible but results in a slightly more complicated expression.20 
However, in reality, the depletion in source region is much wider near the gate oxide than 
deep in the channel due to the vertical electric field from the gate, effectively tilting the 
tunneling direction. Since the technology of fabricating TFETs is moving towards higher 
source doping and sharper tunnel junctions, this drawback of our model is expected to 
become less significant.  
Another issue of the model is that the predicted tunneling current is not zero at VD = 0, as 
shown in Fig. 3.7(d) and 3.8(b). This unreasonable result is due to that, like all the other 
models using local Kane’s equation similar to Eq. (3.11) [5, 44, 50-51], the model does not 
properly account for the final energy states available to the tunneling electrons.  Instead, it 
uses the electric field in the junction, which is non-zero even at VD = 0 due to the built-in 
junction potential. Under low |VD|, a more reasonable form of the model is [8, 59]:  
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where the VC is the voltage drop at the tunneling junction determining the range of the energy 
available for band-to-band tunneling. The comparison between the model using Eq. (3.16) 
and the ID-VD experimental results shows good agreement in low |VD| region but large 
overestimation in high |VD| region see Fig. 3.11(a), contrary to Fig. 3.7(d).  
This is due to that Eq. (3.16) is only valid for tunneling junction with uniform electric 
field, so that the tunneling rate is constant at various energy states from 0 to qVC. However, 
the electric field in TFET is non-uniform and decreases sharply close to the channel, 
schematically shown in Fig. 3.11(b). The use of Eq. (3.16) markedly overestimates the 
available tunneling states for the shortest tunneling width. 
 
 
Fig. 3.11: (a) Quantitative comparison between the model (plain lines) using Eq. (3.16) and 
experimental results (symbols) of the ID-VD curves of the TFETs with 20nm Si channel and 3 nm HfO2 
gate oxide, same as in Fig. 3.7(d). (b) Schematic view of the band-diagram in source tunneling 
junction. 
 
In order to obtain more accurate model, the change of tunneling rate in different energy 
states need to be considered. This can be achieved by integrating the tunneling rate from the 
electron Fermi level (En) in source junction to the hole Fermi level (Ep) in channel, as 
indicated in Fig. 3.10(b): ? ???? p
n
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Here the electric field ETW is determined by Eq. (3-11), which decreases as the potential 
increases from ?S in the source to ?C in the channel. Equation (3-17) must be evaluated 
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numerically, but once this is done, Fig. 3.12 shows the good agreement between Eq. (3-17) 
and the experimental results for TFETs based on both Si and Si0.35Ge0.65 substrates. The 
current at both low and high |VD| region are accurately reproduced. 
 
Fig. 3.12: Quantitative comparison between the model (plain lines) using Eq. (3.17) and experimental 
results (symbols) of the ID-VD curves of the TFETs with (a) 20 nm Si channel, same as in Fig. 3.7(d), 
and (b) 20 nm Si0.35Ge0.65 channel, same as Fig. 3.8(b). 
 
3.3 Modeling of the GIDL in TFET and MOSFET built on FD-SOI  
As the conventional MOSFET is scaled down, the GIDL current is becoming a critical 
issue. The competing TFET device, also faces the problem of relatively high leakage current 
due to the parasitic tunneling [18, 20].  
In bulk MOSFETs, several models for GIDL based on both lateral and vertical BTBT 
have been proposed by combining the Kane’s interband tunneling model with a calculated 
potential distribution [60-63]. However, there are few studies of GIDL in MOSFETs built in 
FD-SOI technology [64-65]. Moreover, the analysis and modeling of GIDL in TFETs is 
urgently required because in TFETs GIDL is often quite significant compared to the ION.  
In this section, a model considering lateral BTBT at the drain junction is developed for 
the GIDL in TFETs and then extended to FD-SOI MOSFETs [66]. In the FD-SOI MOSFET 
model, the GTD at the drain is combined with the field effect diode (FED) at the source. Even 
with the same tunneling junction, the GIDL in long-channel MOSFETs is lower than that in 
TFETs due to the series-connected FED, especially under low VD. The restriction by the FED 
component is less important in devices with thinner gate oxide. Moreover, the GIDL in 
FD-SOI MOSFET shows higher temperature sensitivity than that in TFETs due to the 
presence of the FED.  
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3.3.1 Device comparison 
Figure 3.13 compares the GIDL current flow in TFETs and MOSFETs built in the same 
FD-SOI process. In the TFET, the GIDL current generated by BTBT at the drain junction 
flows through the channel and into the source. Since the voltage drop in the channel is 
negligible as long as the BTBT current is low, the TFET can be treated as a single GTD at the 
drain junction.  
In the FD-SOI MOSFET, by contrast, the accumulated channel forms a diode with the 
source. The BTBT-generated current must turn on this FED, inducing a voltage drop at the 
channel (VC). This can reduce the voltage difference between the drain and channel, reducing 
the lateral BTBT rate at the drain junction accordingly.   
 
Fig. 3.13. Comparison of the flow of GIDL current between FD-SOI TFET (a) and MOSFET (b) from 
the same wafer (TSi = 20 nm, LG = 350 nm, 6 nm SiO2 gate oxide). 
 
We observe this effect experimentally by comparing the GIDL data in MOSFETs and 
TFETs fabricated in the same FD-SOI process. Figure. 3.14(a) shows the full ID-VG curves of 
a n-type MOSFET, with GIDL current apparent in the VG < 0 regime; whereas Fig. 3.14(b) 
compares the GIDL currents in the NMOSFET and TFET.  Both devices have 6 nm SiO2 
gate oxide, gate length LG = 350 nm, silicon body TSi = 20 nm, a BOX thickness of 145 nm, 
and identical drain implantation parameters. Even with the same GTD component at the drain 
junction, the GIDL of the TFET is consistently larger than that of the MOSFET, especially at 
low VD and high VG. Thus, the modeling of GIDL in the FD-MOSFET should consider both 
the effects of GTD and FED. 
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Fig. 3.14. (a) ID-VG curves of a n-type FD-SOI MOSFET under various VD. (b) Comparison between 
the SOI TFET current (dashed lines) and the GIDL in MOSFET (solid lines). The devices are 
fabricated by the same FD-SOI process, and gate length LG = 350 nm with 6 nm SiO2 gate oxide. 
3.3.2 Model derivation 
Using the pseudo-2D method, similar to the TFET ID modeling in the preceding section, 
following analytical expression of the tunneling current in GTD is obtained: 
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where the AK and BK are the tunneling parameters, EG is the bandgap of the channel material, 
and ?G = VG – VFB, ?D = VD + VbiD, and ?C = VC + VbiC are the gate, drain and channel 
electrostatic potentials respectively (referenced to the midgap Fermi level Ei in the nominally 
undoped channel). The channel VbiC is determined by gate voltage and can be derived from a 
simple charge sheet approximation [67].  
In FD-SOI MOSFETs, the modeling of GIDL needs to combine both the GTD and FED. 
In the first approximation, the FED can be modeled as an ideal diode with the hole current at 
source side determined by [3]: 
   IFED = qTsi(Dpnp/LE)[exp(qVC/kT) – 1]                           (3-19) 
where Dp is the diffusion coefficient of holes in source, LE is the effective hole diffusion 
length at the source which is limited by the location of source electrode, and kT/q is the 
thermal voltage. The source-drain electrons diffusion component can be neglected due to the 
long channel. The channel voltage VC and current are thus obtained by combining 3.18 and 
3.19 according to the current continuity (IGTD = IFED). 
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3.3.3 Model verification 
The validity of the model is examined by comparing with the experimental results. The 
tunneling parameters (AK and BK) in Eq. (1) are extracted from the ID–VG curve of the TFET 
at VD = 1.5 V through the linear relation of ln(ID/ETW
2) ~ 1/ETW.  As before, the extracted BK 
value is 23 MV/cm, which agrees with reported results on phonon-assisted BTBT in silicon 
[51, 53]. Using these values as fitting parameters, we calculated the TFET GIDL current 
according to Eq. (3.18) and compared with the experimental results – see Fig. 3.15(a). The 
model agrees with experiment over a wide range of VD and VG.  
 
Fig. 3.15. (a) Fit between the model describing the GTD (lines) and the experimental TFET data 
(points). (b) Comparison between the proposed model (lines) combining GTD with FED mechanism 
and the experimental data (points) from the GIDL in FD-SOI MOSFET. 
 
Using the tunneling parameters extracted from the TFET, the GIDL of an FD-SOI 
MOSFET is calculated by combining Eqs. (3-18) and (3-19) and solving them numerically. 
Figure 3.15(b) compares the model (curves) with the experimental data (points), showing 
good agreement. The reduction of GIDL in a MOSFET compared to a TFET at low VD bias 
can be straightforwardly explained by the graphical method illustrated in Fig. 3.16. The 
curves in Fig. 3.16 correspond to the GTD ID–VC curves as a function of VD with fixed VG = 
–3 V, the straight line corresponds to the ID–VC relation of the FED from Eq. (3-19), and the 
actual VC and ID values of the FD-SOI MOSFET are given by the intersection points, circled 
in Fig. 3.16. The GIDL current in the FD-SOI MOSFET is markedly reduced compared to its 
GTD component with VC=0V due to current continuity through the FED. The reduction 
occurs even at low VD, because when VD is low the IGTD falls more rapidly with the increase in 
VC.  
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Fig. 3.16. ID-VC curves from GTD component of FD-SOI MOSFET as a function of VD. Combining 
with the FED component, the current ID in FD-SOI MOSFET is obtained at the crossing point. At 
lower VD, the ID decreases more rapidly as VC increases and thus becomes much smaller than in a SOI 
TFET with the same fabrication parameters. 
 
 
Fig. 3.17. Fit between model (lines) and the experimental results (points) from (a) SOI TFET and (b) 
SOI MOSFET with 3 nm HfO2 gate oxide.   
 
The model is also used for analyzing devices fabricated with 3 nm HfO2 gate oxide. 
Compared to the 6 nm SiO2 devices, the GIDL current in MOSFETs is again lower than in 
TFETs, but the reduction is less pronounced. At VD = 2 V, the GIDL current of the MOSFET 
is almost the same as the TFET, indicating that the FED has less effect in devices with thinner 
gate oxide. The fits of our model with the experimental results of the HfO2 devices are shown 
in Fig. 3.17. The MOSFET GIDL current at VD = 0.5 V is somewhat underestimated by the 
model. This may be due to the fact that the FED current at low ID is dominated by the 
recombination component, ignored in Eq. (3-19), which decreases more slowly with VC. This 
hypothesis is consistent with the experimental results, since the HfO2 gate oxide introduces 
more traps than SiO2 gate oxide, enhancing recombination.  
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3.3.4 Discussion 
The effect of the FED component in FD-SOI MOSFETs can also impact the temperature 
dependence of the GIDL current. Figure 3.18 compares this temperature dependence in 
TFETs and MOSFETs based on the same FD-SOI substrate with 3 nm HfO2 gate oxide. At 
room temperature, the MOSFET and TFET GIDL currents are similar, indicating negligible 
effect from the FED. As T decreases, the TFET current decreases slowly due to the weak 
temperature dependence of BTBT [12]. On the other hand, the MOSFET GIDL current 
decreases more rapidly, especially at lower temperature, as shown by the points in Fig. 3.18. 
This sensitivity to temperature arises from the stronger temperature dependence of the FED 
component, which effectively restricts the current flow at low T. A more quantitative analysis 
of the impact of FED will require an additional examination of both the vertical BTBT 
tunneling, which is more complicated because it is not explicitly determined by the channel 
potential, and of the trap-assisted tunneling which is another main source of GIDL [10]. 
Further enhancement of GIDL current is observed in MOSFETs with small LG because 
of the parasitic bipolar amplification effect. This will be discussed later, in Chapter 6. 
 
Fig. 3.18. GIDL current of SOI TFET (dashed lines) and SOI MOSFET (solid lines) with 3 nm HfO2 
gate oxide vs. temperature. The GIDL of TFET is less sensitive to temperature compared to that of FD 
MOSFET.    
 
3.4 Conclusions  
In this chapter, a new TFET model was developed considering both the tunneling 
junction and the channel transport. With a low tunneling rate as in most experimental devices, 
this model reduces to a simple analytical form by solving the pseudo-2D Poisson equation in 
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the tunneling junction. Instead of the maximum electric field, the mean electric field along the 
shortest tunneling width is used in the local Kane’s model to achieve better accuracy.  
The developed model was validated by comparing to the simulation and experimental 
results. The surface potential obtained from the simulated TFETs with various Tsi and Tox 
under different VD and VG biases are well traced by the model. The comparisons of the ID-VG 
and ID-VD curves between the experiments and model show good agreement over large VD and 
VG range in devices with different gate oxides and channel materials.  
The model was further extended to double-gate and gate-all-around structures by 
appropriately redefining the potential decay length. Based on the model, the ON current can 
be projected for TFETs with various architectures, gate lengths, and channel materials. 
The TFET model is further adapted to explain the GIDL current in FD-SOI MOSFET, 
where the current is modeled by combing the tunneling junction and the forward bias diode in 
drain and source, respectively. With the presence of the source diode, the GIDL current in 
FD-SOI MOSFET is lower than that in TFET, especially at low VD, which has been well 
traced by the model.  Further studies on the MOSFET with short LG show enhanced GIDL 
current and large variation, to be discussed in Chapter 6. 
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Chapter 4: Z
2
-FET: DC performance 
 
Abstract –This chapter presents a systematic study on a new sharp-switching device built in 
fully-depleted silicon-on-insulator (FD-SOI) that we have called Z2-FET, as it features zero 
subthreshold swing (< 1 mV/decade of current) and zero impact ionization.  The Z2-FET is a 
compact device, analogous in layout to an asymmetric TFET with a partial ungated channel 
region, that experimentally features current ION/IOFF ratio > 10
9
 at low supply voltage, as well 
as gate-controlled hysteresis. The operating principle of the sharp switching involves the 
positive feedback between carrier flow and gate-controlled injection barriers, as confirmed by 
TCAD simulations.  
The device operates with either back gate bias VBG or surface charge QS on the ungated 
section of the channel. The scaling capability has been studied in detail through experiment 
and simulation. The results reveal that the Z2-FET operating with back gate bias is scalable 
down to 30 nm with the help of advanced SOI substrate with ultrathin channel and buried 
oxide layers and even further, down to 20 nm, in a device with non-overlapping front and 
back gates. A simplified compact model of the Z2-FET is also developed, which is in good 
agreement with experimental results.  
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4.1 Introduction 
Compact CMOS-compatible devices with sharp switching are of great interest for logic 
applications, and low voltage circuitry. If they feature voltage-controlled hysteresis they are 
also promising for memory and electrostatic discharge (ESD) protection.  Thyristors using 
the bipolar feedback triggered by impact ionization have been widely studied and used in 
power switch electronics [68-69]. Recently, the thin capacitively coupled thyristor (TCCT) 
built on an SOI substrate has been used as a one-transistor (1T) memory showing 
compactness and high access speed [11, 28], but it requires accurate doping control in the 
channel for stable performance [29].  The field effect diode (FED) and feedback field effect 
transistor (FB-FET) have also been demonstrated for ESD protection, memory and switch 
applications by using the feedback controlled by two front gates and surface charges, 
respectively [7, 30-32].  Very recently, a fin-FET device with two adjacent gates has been 
simulated for use as a 1T-DRAM [70]. 
In this chapter, we introduce an innovative device: the Z2-FET, a compact device built on 
an FD-SOI substrate with undoped channel, a single front gate, and a backgate, which 
exhibits ultra-sharp switching (zero subthreshold swing) and gate-controlled hysteresis [71] at 
biasing voltages below 2 V.  After summarizing the operating principle, based on the 
positive feedback between electron and hole channel currents and their respective injection 
barriers [71], we present a systematic study of the Z2-FET, including the impact of various 
structural parameters on the device performance, the effects of temperature and our 
preliminary measurements of device reliability.  We also project the scaling capabilities of 
the Z2-FET in advanced FD-SOI by TCAD simulation.  A simplified model is also 
developed to reproduce the experimental results. 
 
4.2. Static (DC) characteristics of Z
2
-FET 
We will first illustrate the device structure of both the n and p-type Z2-FETs operating 
with back gate bias. Their ID-VD and ID-VG characteristics show gate-controlled hysteresis and 
extremely sharp switching, outperforming other sharp switching devices. We describe the 
positive-feedback-based operation principle as revealed by TCAD simulation. Another variant 
of the Z2-FETs operating with surface charge is presented showing similar hysteresis and 
sharp switching. Preliminary reliability tests are performed under various temperatures and 
long time biasing stress. 
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4.2.1 Device structure and performance 
The Z2-FET is a forward biased p-i-n diode with the intrinsic channel partially covered by 
the front gate (LG) and the rest ungated (LIN), schematically shown in Fig. 4.1(a). The device 
has the same layout structure and fabrication process as the asymmetrical TFET, presented in 
section 2.2 [33].  For the p-type Z2-FET, the p+ source is grounded and the n+ drain is 
negatively biased (VS = 0, VD < 0).  The negatively and positively biased front and back gates 
(VG < 0, VBG > 0) are used to form electron and hole injection barriers in LG and LIN regions, 
respectively. This biasing scheme emulates a virtual p/n/p/n thyristor even though the body is 
undoped.  Experimental ID–VD measurements show that the device is initially in OFF state at 
low |VD| and turned on sharply as |VD| increases to turn-on voltage |VON|. As |VD| sweeps back 
to 0, the device stays in the ON state until |VD| decreases below 0.8 V, at which point it turns 
off.  Since the VON is linearly dependent on VG, large hysteresis is obtained, see Fig. 4.1(b).  
 
Fig. 4.1: Schematic structure of the (a) p-type and (c) n-type Z2-FETs operating with backgate voltage 
VBG > 0 and VBG < 0, respectively. Experimental ID-VD curves on (b) p-type and (d) n-type Z
2-FETs 
show sharp switching and gate-controlled hysteresis. The device parameters are Tox = 3 nm HfO2, Tsi = 
20 nm, TBOX = 145 nm, LG = 400 nm and LIN = 500 nm. 
 
Compared to the p-type device shown in Fig. 4.1(a), in n-type Z2-FET the gate is 
adjacent to the p+ doped drain and positively biased, whereas the back gate is negatively 
biased, as shown in Fig. 4.1(c). The ID–VD curves show similar sharp switching and 
VG-controlled hysteresis as the p-type device, see Fig. 4.1(d).  
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The transfer characteristic (ID-VG) also shows sharp switching, where the current increases 
by 8 decades within a narrow ?VG = 1mV range at VD = –1.5 V, see Fig. 4.2(a).  The 
switching threshold can be tuned by biasing the VD with grounded VS (solid curves) or VS with 
grounded VD (dashed curves). Compared to other sharp-switching devices, such as the 
FB-FET [7], tunneling FET (TFET) [18] and impact ionization MOS (IMOS) [72], the 
Z2-FET shows superior switching performance under reasonably low VDD = 1.5 V supply 
voltage, see Fig. 4.2(b).  
 
Fig. 4.2: (a) Experimental ID-VG curves of the p-type Z
2-FET show sharp switching with subthreshold 
swing below 1mV/decade. The ION exceeds 500 ?A/?m at VD = –1.5 V. The threshold voltage is 
determined by the relative biasing of drain and source. (b) Comparison between Z2-FET and other 
reported sharp-switching devices including the FB-FET [7], TFET [18] and IMOS [72].   
4.2.2 Operation principle 
The Z2-FET device operation can be understood via TCAD simulations [5].  Figure 4.3 
shows the simulated ID-VD curves under different VG reproducing the p-type Z
2-FET 
experimental results if Fig. 4.1(a).  Including impact ionization has no effect, as shown by 
the dots in the VG = –2 V curve, indicating that the operation of Z
2-FET does not involve 
impact ionization, and thus differs from a thyristor. 
Figure 4.4 shows the band diagrams in the channel of the Z2-FET under various VD with 
VG = –2 V and VBG = 2 V.  Electron and hole barriers (Vn and Vp) are formed by VG and VBG 
respectively, blocking the carrier flow at low VD.  As |VD| increases, the channel potential 
under the front gate is clamped due to the forward-biased channel-drain junction. The holes 
accumulated under the gate are depleted as |VD| increases close to |VG|, reducing the electron 
injection barrier. This enables the injection of electrons from the n+ drain into the channel,  
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Fig. 4.3: Simulated ID-VD curves reproducing the experimental results in Fig. 1(b). 
which flow to the p+ source and induce a potential drop at source-channel junction, thereby 
reducing the injection barrier for holes and initiating positive feedback. Strong positive 
feedback turns on the device sharply, see the VD = –2 V band diagram in Fig. 4.4. Both 
injection barriers have been suppressed by the electron and hole current. A high ID is 
measured once the device switches to the ON state.  
Figure 4.4(b) shows in more detail the evolution of Vn and Vp as |VD| increases towards 
|VON|.  At low |VD|, the channel under the gate is strongly accumulated with holes due to VG = 
–2 V, forming a high Vn barrier and thus blocking the electron injection. As VD becomes more 
negative, the channel potential (?C) is set by forward-biased channel–drain junction. When VD 
decreases below the clamping voltage (Vclamp), holes in LG region are depleted, and thus ?C is 
pinned by the gate voltage VG.  Any further decrease of VD reduces the Vn linearly, since Vn 
is determined by the potential difference between the channel and drain.  Accordingly, the 
electrons are injected into the channel and flow to the source, initiating the positive feedback, 
which accelerates the reduction of barriers and increase of current, shown schematically in the 
close-up of Fig. 4.4(c). The feedback is strong enough to sharply turn on the device at VD = 
VON. 
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Fig. 4.4: (a) Self-consistent simulated band diagrams vs. VD at VG = –2 V and VBG  = 2 V, showing 
how the electron and hole injection barriers (Vn and Vp) are eliminated at VD = –2 V. (b) Evolution of 
Vn, Vp and ID as VD decreases from 0 to VON. (c) Close-up of the VON region showing schematically 
how the feedback reduces the barrier and increases the current. 
 
4.2.3 Alternative Z
2
-FET variant operating with surface charge (QS) 
The Z2-FET can also operate with surface charge (QS) instead of VBG, as shown in Fig. 
5(a).  In this mode, one of the barriers is established by QS as in the FB-FET [7, 30], whereas 
the other injection barrier is still controlled by the front gate ensuring good controllability of 
the switch point VON. The positive surface charge in the p-type device of Fig. 5 is promoted 
by the chemical vapor deposited SiO2 on the LIN region, with QS ~ 10
12 cm-2.  
Figure 4.5(b) and (c) show the sharp switch and hysteresis, similar to the VBG-operated 
device in Fig. 4.1 and 4.2, with even higher ION/ ION ratio ~ 10
10. With modified VD and VS 
bias, the threshold voltage is also tunable, see Fig. 4.5(d). 
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Fig. 4.5:  (a) Schematic structure of the p-type Z2-FET operating with surface charge density QS 
instead of VBG.  (b) and (c) show the ID-VD and ID-VG curves respectively, featured by sharp switching 
and VG-controlled hysteresis.  (d) IS-VG measurements showing modified threshold voltage compared 
to Fig. (c). The device parameters are Tox = 6 nm SiO2, Tsi = 20 nm, TBOX = 145 nm, LG = 200 nm and 
LIN = 200 nm. 
 
4.2.4 Reliability 
The QS-operated Z
2-FET has been measured under temperatures ramping from 25 ? to 
105 ?, see Fig. 4.6(a).  The hysteresis window is hardly changed and the |VON| decreases by 
only 0.12 V. Compared to the normal thyristor using bipolar action triggered by impact 
ionization [29], the Z2-FET is relatively insensitive to temperature variation, thanks to the 
stable feedback process.  We have also carried out preliminary reliability measurements by 
repeatedly cycling the device through the hysteretic loop. It was found that |VON| decreases 
only slightly after 12000 sweeps lasting for over 50 hours, as shown in Fig. 4.6(b), 
demonstrating good reliability for a prototype device.  
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Fig. 4.6: Experimental ID-VD measurements on the QS-operated Z
2-FET under (a) variable temperature 
in the 25–105 oC range and (b) repeated sweeping through the hysteretic loop (12000 cycles lasting for 
over 50 hours). The prototype device has parameters of LG = 400 nm, LIN = 200 nm, Tox = 6 nm SiO2, 
Tsi = 20 nm, TBOX = 145 nm and VG = –2 V. 
 
4.3. Z
2
-FET scaling capability 
The scaling of the Z2-FET is determined by the requirement of maintaining sufficiently 
high injection barriers induced by VG and either QS or VBG, respectively.  In devices with too 
short a gate or intrinsic region, the turn-on voltage degrades due to the weak controllability by 
VG and VBG, similar to the threshold voltage degradation in a short-channel MOSFET.  
The scaling capability of the Z2-FETs operating with QS is restricted by the weak 
controllability of QS, confirmed by both experiments and simulations. In contrast, the 
scalability of the VBG-operated Z
2-FETs built on advanced SOI structure is more aggressive, 
as demonstrated in simulation with various Tox, Tsi and TBOX.  
 
4.3.1 Scaling of the QS-operated device 
 Figure 4.7(a) shows the ID–VD measurements on QS-operated Z
2-FET with LG scaling 
from 400 nm down to 100 nm at constant LIN = 200 nm.  The |VON| decreases only slightly, 
thanks to the strong control of VG on LG region.  However, the |VON| drops abruptly as LIN 
scales down to 100 nm with LG = 400 nm, see Fig. 4.7(b). This is due to the fact that QS has 
less control in the short LIN region. Figure 4.7(c) and (d) show the corresponding IS-VG curves 
revealing the same tendency, where the threshold voltage degrades as LG and LIN decrease, 
whereas the ION current increases due to lower channel resistance. 
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Fig. 4.7: (a) and (b) show experimental ID-VD measurements on QS-operated Z
2-FET with LG and LIN 
scaling down to 100 nm. Figure (c) and (d) show corresponding IS-VG measurements. 
 
Fig. 4.8: Downscaling capability studied by TCAD simulation. (a) ID-VD curves under various LG, 
reproducing the experimental results in Fig. 4.6(a). (b) Comparison of the turn-on voltage (VON) 
between simulation (curves) and the experiments (dots). For LG scaling LIN = 200 nm, for LIN scaling 
LG = 400 nm, same as the experiments in Fig. 4.6. 
 
Simulations have been performed with Silvaco tools to study the scaling of the 
QS-operated Z
2-FET in the experimentally available range of device parameters. The 
simulated ID-VD curves with LG scaling from 400 nm to 100 nm reproduce the experimental 
results well, see Fig. 4.8(a). Further simulations on scalability agree well with the experiments, 
 63
see Fig. 4.8(b), where the |VON| decreases as LG and LIN decrease.  
Encouraged by the agreement of simulation and experiment for available LG and LIN, we 
have studied the impact of QS density on the device scaling by simulation. Figure 4.9(a) 
shows the simulated ID–VD curves of devices under various QS density, where the hysteresis 
and sharp switch are eliminated at low QS density (< 10
11 cm-2) and saturated at high QS 
density (< 2?1011 cm-2). Figure 4.9(b) shows the relation between VON and the amount of QS 
for Z2-FET with various LIN.  In low QS region, VON is very sensitive to the precise value of 
QS.  The sensitivity is higher for devices with longer LIN, a property that may prove 
interesting for sensor applications.  However, at sufficiently high QS, VON saturates and is 
only controlled by VG, which see Fig. 4.9(b).  This property demonstrates that the Z
2-FET is 
more controllable than FB-FET, where both of the injection barriers are controlled by surface 
charge, and thus the device characteristics are always sensitive to the precise value of QS [30]. 
A value of QS ~ 10
12 cm-2 is enough for our experimental devices with LIN ? 200 nm. For 
devices with shorter LIN, higher surface charge density is needed, which is difficult to control 
precisely.  For this reason, downscaling of the Z2-FET further, below 100 nm, requires using 
VBG operation. 
 
Fig. 4.9: (a) Simulated ID-VD curves of the Z
2-FET with various density of surface charge QS. (b) The 
dependence of |VON | on the QS for Z
2-FET with various LIN. 
4.3.2 Ultimate scaling of the VBG-operated device  
In order to establish the ultimate scaling limit of the Z2-FET, we performed simulations of 
the VBG-operated device in a more advanced SOI structure, by studying the impact of Tox, Tsi 
and TBOX while keeping the VG and VBG fixed and setting LG = LIN = L. The effects of varying 
Tox, Tsi and TBOX are shown respectively in Fig. 4.10, 4.11 and 4.12.  The general trend is 
that as LG = LIN = L decreases, the VON is initially stable and then drops abruptly when VG and 
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VBG lose control of the injection barriers in the LG and LIN regions, respectively.   
With thinner Tox, the control of the front gate on the LG region is stronger and the VON is 
less affected by the coupling from the back gate, resulting in better scaling capability and 
higher saturated |VON|, as shown in Fig. 4.10(a) where Tox = 1 nm and 3 nm are compared.  
Figure 4.10(b) compares the simulated ID-VD curves of the devices with LG = LIN = 50 nm and 
two different Tox, showing that the |VON| increases as Tox decreases from 3 nm to 1 nm. The 
OFF voltage |VOFF|, where the device is turned off, also increases slightly due to the higher 
electron injection barrier resulting from the stronger induction of VG on LG region.  
Similar behavior is observed for the scaling of Tsi, see Fig. 4.11(a) where the device with 
Tsi = 5 nm has better scalability and higher saturated |VON| than that with Tsi = 7 nm. Whereas, 
The |VOFF| and the lowest current for holding the ON state increase for device with Tsi = 5 nm, 
see Fig. 4.11(b). This is due to that the injection barrier is enhanced in ultra-thin channel, and 
thus reduces the feedback gain.  
 
Fig. 4.10: (a) Simulated scaling capability of Z2-FETs with various Tox and (b) corresponding ID-VD 
curves. 
 
Fig. 4.11: (a) Simulated scaling capability of Z2-FETs with various Tsi and (b) its corresponding ID-VD 
curves at LG=LIN=50nm. 
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Fig. 4.12: (a) Simulated scaling capability of Z2-FETs with various TBOX and (b) its corresponding 
ID-VD curves. 
Thinner BOX also results in better scalability thanks to the stronger control of VBG on LIN 
region, see the curve with TBOX = 15 nm as opposed to 20 nm in Fig. 4.12(a). However, the 
saturated |VON| is slightly reduced due to the stronger coupling from back gate in the LG region, 
see Fig. 4.12(b).   
Figure 4.13 shows that the Z2-FET with advanced SOI structure of Tox = 1 nm, Tsi = 5 nm 
and TBOX = 15 nm is scalable down to LG = LIN = 30 nm without significant degradation.  If 
TBOX is scaled even further, below 10 nm, the back gate can be replaced by a highly-doped 
ground plane (GP), commonly used in FD-SOI MOSFETs [73]. Thus the Z2-FET is able to 
become a single-gate device, drastically simplifying the fabrication. 
 
Fig. 4.13: Simulated ID-VD curves on VBG-operated Z
2-FET with LG = LIN = L scaling from 50 nm to 30 
nm at fixed VG = –2 V. The simulated device has advanced SOI structure of Tox = 1 nm SiO2, Tsi = 5 nm 
and TBOX = 15 nm. 
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Figure 4.14(a) schematically shows the p-type Z2-FET using a grounded 20 nm n+-doped 
GP layer under an ultra-thin buried oxide TBOX = 8 nm.  The potential difference between the 
highly doped GP layer and the intrinsic channel is strong enough to form the carrier injection 
barrier in the LIN region.  The ID-VD simulation shows the same sharp switching and 
hysteresis as before, see Fig. 4.14(b), where we also show the opposite case of an n-type 
Z2-FET with a p+-doped GP layer.  Even greater scalability, down to L = 20 nm, is possible 
if the Z2-FET is simulated as having non-overlapping front and back gates, see Fig. 4.15.  
Evidently such a structure would be more difficult to fabricate, but a local GP in the LIN 
region only, a planar double-gate process [74], or a fin-FET implementation can be envisaged. 
 
Fig. 4.14: (a) Schematic view of the p-type Z2-FET using n+-doped ground plane (GP) replacing VBG; 
(b) simulated ID-VD curves of the p-type and n-type devices with LG = LIN = 50 nm, Tox = 1 nm SiO2, Tsi 
= 5 nm and TBOX = 8 nm at fixed VG = –2 and 2 V, respectively.   
 
 
Fig. 4.15:  VON vs. LG of idealized Z
2-FET with non-overlapping gates, showing scalability down to 
20 nm. 
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4.4.  DC Model of Z
2
-FET 
We have developed a model of the feedback process in the Z2-FET.  The model uses a 
similar approach to standard thyristor modeling [75], except that impact ionization is not a 
factor and the doping-related bipolar action is replaced by the field-effect-controlled diffusion. 
The model combines four main equations describing the feedback process between the 
field-effect controlled diffusion current and the current-induced junction voltage. 
 
4.4.1 Conception of the model 
Figure 4.16(a) schematically shows a simplified Z2-FET structure without the BOX. The 
device structure is similar to a p+-n-p-n + thyristor, however the virtual doping in the LG and 
LIN regions is induced by the applied VG and VBG (or QS), respectively. Thus, the applied VD 
drops at drain (Vdj), source (Vsj) and channel (Vcj) junctions as shown in Fig. 4.16(b).  In the 
OFF state, the drain and source junctions are forward-biased, whereas the channel junction is 
reverse-biased. 
Figure 4.16(a) explicitly shows the feedback process, where the electron diffusion 
current (In) is controlled by the drain junction voltage (Vdj). The In flows into the source and 
induces a source junction voltage (Vsj). The Vsj, in turn, controls the hole injection current (Ip), 
which flows into the drain and induces Vdj affecting the In. This forms a feedback loop which 
is modeled by four main equations including the generation of In and Ip by the Vdj and Vsj, 
respectively and, conversely, the effect that Ip and In have on Vdj and Vsj.  
 
Fig. 4.16: (a) Simplified schematic view of the Z2-FET without BOX. The applied drain voltage VD 
drops at three junctions formed by field-induced carrier accumulation in LG and LIN regions;  (b) 
simulated band diagram of the VBG-operated Z
2-FET at VD = –1.5 V.  
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4.4.2 Field-effect induced current flow 
The diffusion current flow is controlled by the field effect due to the difference of the 
Fermi levels in the channel, see Fig. 4.16(b). It is modeled similarly to the subthreshold 
current in a MOSFET [3]. The In and Ip per unit gate width are given by: 
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where VT is the thermal voltage defined by VT = kT/q.  Since both LG and LIN are small, the 
saturation currents ISG and ISI can be expressed by: 
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where ni is the intrinsic carrier density and D is the appropriate diffusion coefficient.  The 
VbiG and VbiI in Eqs. (4-1) and (4-2) are the built-in potentials that represent the field-induced 
equivalent doping in LG and LIN regions, respectively. They can be obtained using sheet 
charge approximation [67] as: 
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4.4.3 Current induced voltage drop at junctions 
Given the currents in Eqs. (4-1) and (4-2), the junction voltage drops, Vdj and Vsj, induced 
by the flow of holes and electrons into the drain and source, respectively, can be modeled as 
in a normal diode [3]: 
 
I
II
lnVV )1(
Sd
Rdp
Tdj ????                                                 (4-6) 
 
I
II
lnVV )1(
Ss
Rsn
Tsj ????                                                  (4-7) 
 69
where the IRd and IRs are the recombination currents in the drain and source junctions, 
respectively.  They are determined by the trap density and energy level. For simplicity, we 
will assume a midgap trap energy, so they are approximated by [3]: 
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The saturation current ISd and ISs in Eqs. (4-6) and (4-7), respectively, are expressed by: 
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where the pn0 and np0 are the equilibrium hole and electron concentrations, LD and LS are the 
distances from junctions to source/drain electrodes (which are much smaller than the hole and 
electron diffusion lengths for all of our devices).  
 
4.4.4 Validation of the model 
Numerical methods can be used to solve the four main equations – Eqs. (4-1), (4-2), (4-6) 
and (4-7) – with the built-in potentials determined by Eqs. (4-4) and (4-5) for the 
VBG-operated device. For the QS-operated device, the VbiI is taken to be 0.55 V, corresponding 
to strong electron accumulation in LIN region. The saturation currents ISG = ISI, ISd = ISs and Ir 
are used as fitting parameters.  Figure 4.17 compares the solution of the model with the 
experimental data on Z2-FETs operating with VBG (same device as Fig. 4.1) and QS (identical 
to Fig. 4.5, except with LG = 400 nm).  The model reproduces the VG-controlled hysteresis 
very well.  It also shows negative resistance region, agreeing with simulation in Fig. 4.3. 
The feedback loop is initiated by the field-effect induced electron injection instead of 
impact ionization.  The device is initially in the OFF state, then as |VD| increases to around 
|VG| the LG region is depleted, and thus the built-in potential VbiG increases almost linearly, 
according to Eq. (4-4).  This exponentially increases the electron current from Eq. (4-1), 
which is captured by our model – compare to the experimental QS-operated device shown in 
Fig. 4.16(b). This phenomenon is masked by the gate leakage current in the VBG-operated 
device, shown in Fig. 4.17(a).  
The developed model can be used for not only the Z2-FET but also other field-effect 
controlled positive feedback devices, such as FED and FB-FET [7, 30-32].  
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Fig. 4.17: Comparison between experimental data (open dots) and model (solid curves) for the p-type 
Z2-FETs operating with (a) VBG = 2 V and (b) QS.  
 
4.5. Discussion 
Despite its exceptionally low subthreshold swing and high ON current, the Z2-FET still 
faces major issues in order to be used as a three-terminal logic switch. Figure 4.18(a) shows 
the IS-VG measurements on the same device as in Fig. 4.1.  As VG is swept from –0.5 V to 
0.5 V, the device sharply turns on, as in Fig. 4.2. However, the device cannot be turned off 
simply by sweeping VG back from 0.5 V to –0.5 V. This effect is unexpected for the switch 
application. In the ON state, high densities of holes and electrons are injected from source and 
drain into the channel, see the simulation in Fig. 4.18(b).  This forms an electron-hole 
plasma, which screens the control of top and bottom gates on the channel.  This issue may be 
solved by sweeping VG down together with VS (or VD), since the device can be turned off by 
decreasing the |VS| (or |VD|). 
 
Fig. 4.18: (a) IS-VG measurements on the Z
2-FET in Fig. 4.1 reveal that, after the device is turned on 
by sweeping VG from -0.5V to 0.5V, it is not turned off by sweeping VG from 0.5V back to -0.5V. (b) 
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Comparison of the simulated hole and electron concentration between ON (solid symbols) and OFF 
(open symbols) states at the same bias of VG=-0.5V and VS=1.5V.  
Another issue of the Z2-FET is that the ION degrades as |VD| or |VS| decreases, see Fig. 4.2 
and 4.5, same as in the FB-FET [7]. This is due to that in the ON state, the Z2-FET (and 
FB-FET) is a forward-biased diode, and thus its diffusion current decreases exponentially as 
the junction voltage decreases, as shown by the ID–VD curves in Fig. 4.1 [3]. The significant 
decrease of the drain current at low |VD| can degrade the voltage swing and operation speed in 
a digital inverter chain made up of Z2-FET-based inverters, since the charging/discharging of 
the gate capacitor in a later inverter decreases the drain voltage of devices in the preceding 
inverter. Figure 4.19 compares the Z2-FETs built on Si and Si0.35Ge0.65 substrates, showing 
that the use of Si0.35Ge0.65 increases the ION by over a factor of 10, thanks to higher diffusion 
current in lower band-gap material. 
 
Fig. 4.19 Comparison of the IS-VG measurements on the Z
2-FETs with Si and Si0.35Ge0.65 channel.   
 
4.6. Conclusion 
In this Chapter, we presented a systematic DC study on a new, compact sharp-switching 
device we have named the Z2-FET.  Our device is fully compatible with SOI fabrication, has 
a single front gate, can be operated with either a back gate bias VBG or dielectric stored charge 
density QS, shows very high ION/IOFF > 10
9 ratio and a near-zero subthreshold swing SS < 
1mV/dec. The device also exhibits voltage-controlled hysteresis in ID-VD domain with VON 
linearly controlled by VG. The operation of the Z
2-FET, as confirmed by TCAD simulations, 
involves positive feedback between carrier flow and carrier injection barriers, with no need 
for impact ionization, enabling good temperature stability and reliability. The scaling 
capability is studied through both experiments and simulations. The results show that the 
Z2-FET built on advanced SOI substrate is scalable down to 30 nm (20 nm in an advanced 
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structure with non-overlapping gates).  We also have developed an analytical model using 
field-effect controlled diffusion that reproduces our experimental results.   
As a three-terminal logic switch, the Z2-FET is problematic despite its very sharp 
switching properties due to the hysteresis in the VG-controlled characteristics, since the 
current cannot be switched off by VG alone.  On the other hand, this same hysteresis is very 
useful for Z2-FET used as one-transistor (1-T) memory. The details are presented in Chapter 
5. 
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Chapter 5: Z
2
-FET: Memory applications 
 
Abstract – In this chapter, we demonstrate experimentally the use of the Z2-FET as 
capacitor-less one-transistor dynamic random access memory (1T-DRAM) with 
non-destructive readout capability. In the Z2-FET DRAM, the charges are directly stored on 
the front-gate capacitor (CG) and read out through the fast internal feedback regeneration 
process. The simulated read/write times of our device reach below 1 ns, much faster than 
conventional DRAM. The retention of devices with different dimensions is studied in details 
under various temperatures and supply voltage VDD as low as 1.1 V.  
The SRAM application of Z2-FET is also demonstrated without the need of refreshing 
the stored data, albeit with relatively high static power consumption. Various methods of 
reducing the static current using back-gate bias VBG or heterojunctions in the Z
2-FET structure 
are also discussed. 
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5.1 Introduction 
The conventional dynamic random access memory (DRAM) combining one transistor 
and one external capacitor (1T-1C DRAM) has shown good reliability and high integration 
density [76].  However, the external capacitor is difficult to downscale because it needs to 
store enough charge to maintain a sufficiently long retention time tre. State-of-the-art 
capacitors feature high aspect-ratio structure, which are difficult to fabricate [77]. The access 
speed of DRAM is also limited by the amount of stored charge [76].  
As a result, the capacitor-less single transistor DRAM (1T DRAM) is of great interest 
due to its compact device form and no need of external capacitor [78-79]. A number of 
demonstrated 1T DRAMs use the floating body effect, where the stored majority carriers 
control the flow of minority carriers. Early floating body memory was built on PD-SOI 
substrates and uses the neutral body for charge storage.  State "1" was represented by the 
excess majority carriers accumulated in the neutral body, raising the body potential and 
increasing the drain current, see Fig. 5.1(a). Conversely, in state "0" the excess majority 
carrier were removed from the body, reducing the output drain current due to higher Vth, as 
shown in Figs. 5.1(b) and (c).  
 
Fig. 5.1: Schematic view of the PD-SOI NMOSFET used as floating-body 1T-DRAM in (a) logic "1" 
and (b) "0" states. (c) The corresponding ID-VG curves show the shift of the threshold voltage Vth 
resulting in different drain current [80]. 
 
A more recent type of floating body 1T DRAM, the meta-stable dip RAM (MSDRAM) 
[81], is built on an FD-SOI substrate and uses the dynamic interchannel coupling for charge 
storage and readout.  Due to channel deep depletion in the "0" state, large hysteresis is 
observed between direct and reverse sweeps, see Fig. 5.2(a).  Since the electrons and holes 
need to coexist in the same channel, the scaling of the floating-body memory is limited by the 
supercoupling effect, which forbids the simultaneous formation of accumulation and 
inversion layers in the same thin channel [82]. The advanced-RAM (ARAM) has been 
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proposed to overcome this issue by separating the electrons from holes by a thin dielectric 
layer separating two section of the body [83]. 
 
Fig. 5.2: (a) ID-VG measurements on an FD-SOI NMOSFET showing hysteresis between direct and 
reverse sweeps [81]. (b) Schematic view of the ARAM using a thin dielectric layer to separate the 
electrons and holes [83].  
 
Another interesting 1T memory is based on a thyristor structure (TRAM), which shows 
reasonable integration density and fast access speed [11, 28], but requires precise doping 
control to obtain stable bipolar characteristics under various temperatures [29].  Another 
example is the field effect diode (FED) with two front gates, which has sharp switching and 
hysteresis properties [31-32, 70]. This FED, based on field effect-controlled barrier 
modulation, was originally proposed for electrostatic discharge (ESD) protection [31-32, 70] 
and then as a memory device with good simulated scaling capability [31-32, 70]. 
In this chapter, we demonstrate experimentally the use of the Z2-FET as a 1T DRAM 
with supply voltage down to 1.1 V and retention time tre up to 5.5 s [71]. Compared to the 
TRAM, the Z2-FET has a simpler structure with an undoped channel (no doping engineering), 
and unlike the FED it does not require the fabrication of two adjacent front gates. The Z2-FET 
can also be used as a 1T SRAM, with no refreshing, albeit with significant static power 
consumption. We show that the static power consumption can be reduced by combination of 
back gate and surface charge effects or by using heterojunctions in the Z2-FET channel.  
 
5.2. Basic operation of the Z
2
-FET DRAM  
Transient measurements are performed on Z2-FET to explore its application as a 1T 
DRAM. Figure 5.3 schematically shows the experimental setup for transient measurements. 
As discussed in the preceding chapter, sharp switching between low and high current states 
can be obtained as a function of the front gate voltage VG, which controls the electron 
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injection barrier, whereas the hole injection barrier is set either by a fixed VBG = 2 V or by the 
surface charge QS (in which case VBG = 0). To program and read, voltage pulses are applied 
on gate and drain. The source current is measured as the output read signal. The states "1" and 
"0" are differentiated by the storage of a positive charge (or no charge) under the front gate. 
 
Fig. 5.3: The setup of transient measurements on a p-type Z2-FET. 
 
5.2.1 Readout of logic states by transient feedback  
The use of Z2-FET as a 1T DRAM takes advantage of the transient feedback property. 
Figure 5.4 shows the transient test on the Z2-FET. The VG is fixed at –1.7 V to store holes on 
the front gate capacitance ("1" state). Voltage pulses from 0 to –1.3 V with different fall/rise 
times (tf) are applied to the drain electrode, see Fig 5.4(a). When the VD fall/rise time is long, 
with tf =2 ?s, the device remains in the OFF state with low output source current IS, shown in 
Fig. 5.4(b). This is because |VD| is always lower than |VG|, and thus the flow of carriers is 
blocked by the potential barrier formed by |VG|, in agreement with the DC measurements in 
Fig. 4.5. However, if the tf is short enough (tf = 15 ns), a VD pulse down to –1.3 V can turn on 
the Z2-FET, with IS jumping to a large value of > 1000 µA/µm.  
This surprising property can be understood by referring to the equivalent circuit of the 
Z2-FET shown in Fig. 5.5(a), where we consider only the front-gate capacitor CG and 
channel-drain junction (the source junction is reverse-biased, blocking any hole injection from 
the source).  
In the "1" state, CG is charged by the voltage difference between gate and drain (VGD = 
VG – VD). The channel voltage VC ~ 0, since the VGD drops on CG, see Fig. 5.5(a). As VD 
decreases to –1.3 V, the VGD changes from –1.7 V to –0.4 V causing a discharge of holes 
through the forward-biased drain junction (Dd). The discharging current Itp ~ ?Q/tf, where ?Q 
is the change in the charge on CG and tf is the rise/fall time, and for long tf the Itp is too low to 
turn on the Z2-FET.  
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However, if the tf is short enough, as VD drops down to –1.3 V the channel potential 
initially remains near zero and the diode Dd is temporarily forward-biased by the full 1.3 V, 
see the right panel of Fig. 5.5(a). This causes a large injection of electrons from the drain into 
the channel.  The flow of electrons reduces the hole injection barrier in the source junction 
and induces the feedback process, turning on the device sharply as explained in section 4.2.2. 
Conversely, if for whatever reason there is no charge stored on CG even though VG = 
–1.7 v, the voltage VGD drops at the Dd and makes it deeply reverse-biased, as shown in Fig. 
5.5(b). In this case, the device stays in the OFF state no matter how quickly VD is pulsed from 
0 down to –1.3 V, with IS remaining low, as shown in right panel of Fig. 5.5(b). 
To summarize, the logic states of the Z2-FET DRAM can be represented by the mobile 
charge stored on the front gate capacitor CG.  Logic "1" and "0" correspond to high and low 
charge storage, respectively, and these states are read out using a VD pulse with short fall/rise 
time (15 ns in the experiment limited by our equipment): for logic "1", the negative VD pulse 
turns on the device, whereas the device remains turned off with logic "0".  
 
Fig. 5.4: Transient measurement of the "1" state by applying voltage pulses with different fall/rise time 
(tf) on drain (a), with corresponding measured source current IS (b).  Only short tf pulse can detect 
state "1". The device operates with surface charge and its parameters are Tox = 6 nm SiO2, TSi = 20 nm, 
TBOX = 145 nm, LG = 400 nm and LIN = 200 nm. 
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Fig. 5.5: Equivalent circuit of Z2-FET explaining the readout of (a) "1" and (b) "0" logic states.   
 
5.2.2 Writing of logic states and basic operation  
The write procedures for logic "0" and "1" are illustrated by the equivalent circuit in Fig. 
5.6.  The writing of logic "0" is depicted in Fig. 5.6(a), where VG is pulsed from –1.7 V to 0, 
while VD = 0. The rise of body potential turns on the drain junction. This discharges the CG 
through the forward-biased drain diode, overwriting the former "1" state.  As VG decreases 
back to –1.7 V in the hold state, CG cannot be quickly recharged: no hole injection is possible 
from the grounded source and parasitic recharging occurs only via the small leakage current 
in the reverse-biased drain junction, giving logic "0" a finite but long retention time tre. 
Conversely, to write logic "1" from logic "0", VG is again pulsed from –1.7 V to 0 and VD 
is simultaneously pulsed from 0 to –1.3 V, as shown in Fig. 5.6(b). This eliminates the 
injection barriers and turns on the device, corresponding to the |VD| >> |VG| situation: the 
current goes high and electrons and holes are injected into the channel. As the device switches 
back to the hold state, VG = –1.7 V and VD = 0, holes are stored on CG.  This represents the 
equilibrium configuration, so logic "1" has an infinite retention time tre and requires no 
refreshing.  
This DRAM functionality is demonstrated experimentally in Fig. 5.7. Figure 5.7(a) 
illustrates the writing of logic "0" by pulsing VG from –1.7 V to 0 (with VD = 0) and then 
returning to the hold state.  Subsequently, using the VD readout pulse, the correct "0" value is 
read out after a delay t0 = 1 s, but not after 1.5 s.  The retention time of the cell is therefore ~ 
1.5 s. Figure 5.7(b) shows the writing of logic "1" with simultaneous VG and VD pulses, as well 
as the correct readout after t0 = 1 s and 10 s (as explained earlier, logic "1" has infinite tre). 
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Fig. 5.6:  Equivalent circuit picture of writing "0" (a) and "1" (b) logic states.  The dashed line in the 
hold "0" right-most panel of Fig. 5.6(a) corresponds to the leakage current in the reverse-biased drain 
junction that limits the retention time of logic "0". 
 
 
Fig. 5.7:  Experimental results show the Z2-FET DRAM operation waveforms. (a) The logic "0" is 
written by VG pulse and read out correctly by VD pulse after a delay of t0 = 1 s, but not after t0 = 1.5 s, 
due to limited retention time tre. (b) The logic "1" is written by simultaneous VG and VD pulses and read 
out correctly by VD pulse after t0 = 1 and 10 s (tre is unlimited in logic "1"). The device has same 
dimensions as in Fig. 5.4. 
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5.3. Properties and performance of QS-operated Z
2
-FET DRAM  
Unlike the conventional 1T-1C DRAM, the readout in Z2-FET DRAM is nondestructive. 
Furthermore, the supply voltage is scalable down to 1.1 V, as we will demonstrate 
experimentally in QS-operated Z
2-FETs.  The retention time is studied in detail as a function 
of temperature, bias and device dimensions.  We show that both the retention time and the 
access speed are very competitive with state-of-the-art conventional DRAMs.  
 5.3.1 Non-destructive readout  
Unlike the conventional 1T-1C DRAM, where the readout erases stored charge, the 
readout in a Z2-FET DRAM is not only nondestructive but also capable of refreshing the logic 
"0" and thus prolonging the retention time. Figure 5.8 shows that a series of reading pulses, 
separated by 5 ms, applied following the writing pulse yields the correct output even after 
1000 pulses.  Further, the retention time of logic "0" is prolonged to over 5 s, much longer 
than the 1 s value reported in Fig. 5.7, without a train of readout pulses. 
 
Fig. 5.8: Measurements on QS-operated Z
2-FET DRAM show nondestructive readout of logic (a) "0" 
and (b) "1" states. The reading pulse VD is applied periodically every 5 ms and outputs correctly after 5 
s in both states. The retention of the logic "0" is prolonged by the reading pulses, compare to Fig. 5.5. 
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The nondestructive readout can be explained by the equivalent circuit, shown in Fig. 5.9. 
For logic "0", ideally, there is no excess charge stored on CG. However, after a long time in 
the hold stage, positive charges are collected at the CG through leakage current of the 
reverse-biased drain junction, since VGD < 0. This is indicated by the dashed arrows in the 
leftmost panel of Fig. 5.9(a). As they accumulate on CG, these charges can eventually induce a 
high transient current upon the arrival of the readout pulse, this limiting the retention time tre 
of the "0" state to ~1 s, as shown in Fig. 5.9(a). However, if readout pulse arrives before tre, 
these charges are evacuated via a transient current that is high enough to turn on the device, 
see the middle panel of Fig. 5.9(a).  This refreshes the logic "0", as shown in the rightmost 
panel of Fig. 5.9(a), prolonging its retention time. 
For logic "1", CG is charged by the VGD in the holding stage. During the readout pulse, 
the transient discharging current initiates the feedback and turns on the Z2-FET. An 
electron-hole plasma fills the channel of the turned-on Z2-FET, which becomes essentially a 
forward-biased diode, as discussed in Chapter 4. As the device switches back to holding stage, 
excess holes are stored in the gate capacitor due to VGD < 0. As a result, the charge 
corresponding to logic "1" is restored after readout, as shown in Fig. 5.9(b). This indicates 
that the readout of "1" is also nondestructive.  
 
Fig. 5.9:  Schematic illustration of the nondestructive readout of the (a) logic "0" and (b) "1" by the 
equivalent circuit. 
5.3.2 High access speed  
Figure 5.10 shows the TCAD simulation reproducing the operating procedure in Fig. 5.7. 
In simulation, the read/write times reach below 1 ns, easily outperforming conventional 
DRAM. Experimentally, we have demonstrated access times of 50 ns, limited by the available 
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probing equipment. In a conventional 1T-1C DRAM, the capacitance needs to be large to 
store enough charge to drive the external sensing amplifier, with considerable parasitic losses. 
This increases read/write time and dynamic power consumption. In our Z2-FET DRAM, the 
charge storage requirements are much lower, because instead of directly reading out the 
stored charge, the Z2-FET the stored charge seeds the internal feedback amplification that is 
activated with the fast reading pulse. Basically, the memory effect is triggered not by the 
stored charge ?Q, as in conventional memories, but by the induced discharge current ?Q/?tf 
that triggers the feedback, so a short readout pulse is important 
 
 
Fig. 5.10: Simulated QS-operated Z
2-FET DRAM demonstrates access time down to 1 ns. 
 
5.3.3 Low operating voltage  
The supply voltage of the Z2-FET DRAM is scalable down to 1.1 V experimentally, 
which is lower than floating body memories and conventional 1T-1C DRAMs [76, 84], see 
Fig. 5.11(a) and (b). The retention time improves to 5.5 s due to lower leakage current, but the 
readout current of the "1" logic state is reduced to ~60 µA/?m. The scaling of the operating 
voltage in Z2-FET DRAM is restricted by the turn-off voltage, which is the minimum voltage 
allowing the coexistence of two logic states as discussed in section 4.2.1. For silicon device, 
this voltage is around 0.8 V. A further decrease of the operation voltage can be achieved by 
using lower bandgap materials or the combination of backgate and surface charge, which is 
discussed in section 5.5.  
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Fig. 5.11: Transient measurements show that the Z2-FET DRAM in Fig. 5.7 operates properly under 
|VDD| = 1.1 V with retention prolonged to 5.5 s, albeit with lower current for logic "1". 
 
5.3.4 Retention time  
As mentioned in section 5.2.2, the logic "0" with no charge stored in CG is not an 
equilibrium state. The leakage current of the drain junction (IDLEAK) recharges the CG and 
eventually turns the "0" into "1". Since the |VG| > 0 and VD = 0 during the hold stage, the 
IDLEAK only depends on VG. For simplicity, we assume that the IDLEAK does not change with 
time in the hold stage. Thus, the quantity of the charge replaced by the IDLEAK after a limited 
retention time (tre) in hold stage is QCG= IDLEAK×tre. In the readout stage, some of these stored 
charges are evacuated by the VD pulse. The quantity of the evacuated charge during read stage 
is expressed by: ?QG = QCG – |VG–VD|×CG, where the |VG–VD|×CG is the residual charge left 
on CG in read stage. If ?QG exceeds a certain threshold value (?QGth), it can induce a strong 
transient current to turn on the device and cause the failure of logic "0". Thus, the retention 
time can be obtained by combining the expressions of QCG and ?QG:  
)( GDLEAK
GthGDG
re
T,VI
QC |V-V|
t
????                                                 (5-1) 
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where the junction leakage IDLEAK depends on VG and temperature T. From Eq. (5-1), the 
retention time is sensitive to the operating voltage, temperature and gate capacitance 
determined by the device dimensions and gate oxide. 
Figure 5.12 experimentally shows the dependence of tre on VG, VD, T, LG and LIN. At high 
|VG|, the junction leakage is dominated by the band-to-band tunneling, which decreases 
exponentially as |VG| decreases, prolonging the tre, see Fig. 5.12(a). At low |VG|, tunneling 
becomes negligible, IDLEAK comes to be dominated by thermal generation, which does not 
depend on |VG|, and the tre saturates. Reducing |VD| in the readout pulse reduces the 
forward-biased voltage at the drain junction, see Fig. 5.5, and hence increases tre according to 
Eq. (5-1).  
The measurements under various temperatures indicate that the tre decreases 
exponentially as T increases due to higher IDLEAK, as shown in Fig. 5.12(b). The tre at lower 
bias has stronger temperature dependence due to the thermal generation, whereas 
tunneling-dominated IDLEAK at high |VG| is less sensitive to temperature. 
Reducing LG reduces the gate capacitance CG and thus reduces the tre, whereas changing 
LIN does not have a strong impact on tre, see Fig. 5.12(c).  
 
Fig. 5.12: Dependence of retention time of logic "0" (tre) on the (a) applied  VG and  VD in holding 
and reading stages, respectively, (b) temperature (T) and (c) dimensions (LG and LIN). Note that the 
devices are QS-operated Z
2-FET DRAMs, same as in Fig. 5.7. 
 
5.4. VBG-operated Z
2
-FET DRAM  
The DRAM using the VBG-operated Z
2-FET is similar to the QS-operated version, see Fig. 
5.13. Same waveforms have been used for programming and reading, except for VBG being 
fixed at 2 V. Using VBG instead of QS is advantageous for controllability and reliability. No 
degradation is observed after cycling the write/read sequence 6×1010 times.  
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Fig. 5.13: DRAM operation waveform of the VBG-operated Z
2-FET. The dashed curve shows the 
output current after 6×1010 cycles. The device parameters are: Tox = 3 nm HfO2, TSi = 20 nm, TBOX = 
145 nm, LG = 400 nm and LIN = 500 nm. 
 
5.5. Alternative mode of Z
2
-FET DRAM operation and scalability 
An alternative operation mode of the Z2-FET DRAM uses the source-side MOSFET to 
write to CG, as shown in Fig. 5.14(a). Here, CG is charged through a transistor, like a standard 
1T-1C DRAM, but the stored charge is still read out through the internal feedback, ensuring 
less required charge and higher speed. This mode is suitable for a device with two 
independent gates. Here, we use the VBG-operated Z
2-FET for experimental demonstration, 
shown in Fig. 5.14(b), where the CG is initially discharged through the drain junction (write 
"0"), and then recharged by the negative VBG pulse turning on the source-side p-channel 
MOSFET.  In the hold state, the holes are retained on CG by the negatively biased front-gate 
VG = –1.7 V. The memory state is correctly read out with the same VD pulse via internal 
feedback, as discussed above.  
Transient simulation is performed to demonstrate this operation mode in an downscaled 
Z2-FET with two nonoverlapping independent gates, schematically shown in Fig. 5.15(a). The 
front gate is kept at –1.5 V whereas VBG is used to control the source MOSFET for writing. 
The front gate CG is discharged and charged by VS = –1.5 V and 0, respectively, see Fig. 
5.15(b). The stored logic states are correctly read out using the VD pulse.  
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Fig. 5.14: (a) Schematic view and (b) experimental demonstration of the alternative DRAM mode 
using the source MOSFET for writing and the Z2-FET feedback for reading. 
 
This mode may be advantageous because of design rules analogous to the conventional 
1T-1C DRAM. Another advantage of this mode is that the device stays in the OFF state in 
writing "1", see Fig. 5.15(b), consuming less power compared to the previous writing method 
described in section 5.2.2.  
Figure 5.15 also demonstrates the ultimate scaling capability of the Z2-FET DRAM 
down to LG = LIN = 30 nm, thanks to the improved electrostatic control due to ultra-thin Tsi = 5 
nm and nonoverlapping gates. Unlike the floating body memory [79], the scaling of Tsi in the 
Z2-FET does not suffer from the supercoupling effect. This is due to the fact that only one 
type of carriers (holes in this case) is needed to trigger the feedback during the readout stage 
in the Z2-FET DRAM, whereas most of the floating-body memories use the coexistence of 
holes and electrons for reading. 
 
Fig. 5.15: (a) Schematic view and (b) transient simulation of the Z2-FET DRAM operating with two 
independent nonoverlapping gates. The source MOSFET controlled by VBG is used for writing. The 
device is scaled down to Tox = 1 nm, TSi = 5 nm, LG = 30 nm and LIN = 30 nm. The front gate VG is fixed 
at –1.5 V. 
 87
5.6. SRAM application 
In addition to the DRAM applications, the Z2-FET can be directly used as static random 
access memory (SRAM) using the VG-controlled hysteresis in ID-VD domain.  In this mode, 
the two equilibrium states in the hysteresis window are used for storage and non-destructive 
readout, as shown in Fig. 5.16. The logic states are held at the lowest |VD| in the hysteresis 
window to minimize the holding current for logic "1". The states are read by raising the |VD|, 
so in state "1" the device outputs a high current while in state "0" it remains OFF.  The 
writing of "0" and "1" uses VD and VG pulses to move to regions of the ID-VD curve where the 
device has only one equilibrium state.  To turn on the device, the |VG| and |VD| are 
respectively reduced and increased, to eliminate the injection barriers and trigger ION. To turn 
off the device, it suffices to reduce |VD| – see Fig. 5.16. 
Figure 5.17 shows the experimental operation of the Z2-FET SRAM using the same 
device as in Fig. 5.7. Compared to DRAM operation shown in Fig. 5.7, the logic states in 
SRAM mode are held at |VD| = 1 V and read out at |VD| = 1.3 V within the hysteresis window. 
To write "0" we pulse |VD| down to 0 to turn off the device; whereas to write "1" the |VD| is 
pulsed up to 1.3 V while |VG| is pulsed down to 0 to eliminate injection barriers. Both logic 
"0" and "1" have an infinite retention time and are read out correctly after 100 s.   
 
Fig. 5.16: ID–VD measurement on the Z
2-FET explaining the operation principle of the SRAM utilizing 
the hysteresis.  
 
The disadvantage of the 1T-SRAM is the significant static current and power consumption 
for holding logic "1", see Figs. 5.16 and Fig. 5.17(b).  To reduce the hold current for logic 
"1", two different methods can be envisaged.  Figure 5.18(a) shows the ID-VD hysteresis of 
the QS-operated Z
2-FET as a function of VBG. Compared to VBG = 0, VBG = –10 V increases 
the hysteresis window: |VON| increases with due to the interchannel coupling in the LG region, 
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which increases the electron injection barrier over that due to VG alone; whereas switching to 
lower current happens at lower VD because of the lower hole barrier in the LIN region. As a 
result, the hold current, denoted Ih in Fig. 5.18(a), is reduced from 10
-6 A/?m to 10-10 A/?m. 
 
 
Fig. 5.17: Operation waveform of the SRAM using QS-operated Z
2-FET for (a) "0" and (b) "1" logic 
states. Compared to the DRAM, the SRAM logic states need no refreshing. 
 
An alternative method to reduce Ih is to use heterojunctions, such as Si/Si0.7Ge0.3, in the 
channel and source/drain regions, as illustrated in Fig. 5.18(b). The ID-VD simulations were 
performed for a VBG-operated Z
2-FETs with an advanced structure of LG = 50 nm, LIN = 50 
nm, Tox = 1 nm SiO2, TSi = 5 nm and TBOX = 20 nm, while varying the channel and 
source/drain material composition.  We find that when the Z2-FET uses either Si or Si0.7Ge0.3 
in both channel and source/drain regions, the Ih remains approximately the same, but when the 
channel is made of Si0.7Ge0.3 and source/drain regions are Si, Ih is markedly reduced thanks to 
higher injection coefficient in Si/Si0.7Ge0.3 heterojunction [85]. 
 
Fig. 5.18: Reduction of holding current Ih by (a) combining the QS and VBG to adjust the injection 
barrier (experiment) and (b) using Si/Si0.7Ge0.3 heterojunction to enhance the injection coefficient 
(simulation). 
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5.7. Discussion 
So far, the DRAM operation using Z2-FET has been demonstrated experimentally on a 
single device. However, any technological insertion of the Z2-FET DRAM requires successful 
array operation, with cells connected together as in Fig. 5.19. The operation on a selected cell 
should not cause the failure of other cells sharing the same VD and VG signal lines.  
 
 
Fig. 5.19:  Schematic view of a 2×2 DRAM array using Z2-FET devices.  
 
The writing of a selected cell should not affect the state of other cells. However, the 
simplest method for writing logic "0" discussed in section 5.2 for a single device cannot fulfill 
this purpose, since it uses only a VG pulse, as shown in Fig. 5.7. During the writing "0" stage, 
all cells sharing the same VG signal would be erased, as is evident from Fig. 5.19. The 
selective writing of a given cell needs the combination of both VG and VD signals.    
Fortunately, the biasing for writing logic "0" can be easily modified to accommodate the 
DRAM array operation.  The method is to replace the VG pulse by simultaneous VG and VD 
pulses of smaller magnitude (Fig. 5.20).  Thus, instead of raising VG from –1.7 V up to 0, the 
VG is only pulsed up to –0.7 V while VD is simultaneously pulsed down from 0 to –0.7 V. By 
doing so, the VGD becomes zero, which discharges CG as required to write the "0" state. To 
demonstrate the validity of the modified biasing scheme, the initial "1" state is written using 
the standard biasing of Fig. 5.7, followed by the writing of "0" with the modified biasing of 
Fig. 5.20 – the read out correctly outputs a low current.  
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Fig. 5.20: Experimental results demonstrate the validity of the modified biasing with both VG and VD 
pulses for writing "0". The initial state is written by the unmodified bias developed for single device as 
in Fig. 5.7.  
 
Figure 5.21 shows that the logic "1" state of a cell is not affected by either of the smaller 
VG or VD pulses used to write "0" in a different cell sharing one of the voltage lines – the 
readout is still correct. Only with simultaneous VG and VD pulses as in Fig. 5.20, can the "1" 
state be overwritten to a "0". This indicates that the writing is selective and nondestructive for 
cells sharing the same VG or VD signal line.  
The principle behind this can be explained by the equivalent circuit, shown in Fig. 5.22. 
For an initial state of "1", the CG is thoroughly discharged with both VG and VD pulses due to 
VGD = 0, depicted by Fig. 5.22(a). However, with only a smaller VG or VD pulse, VGD does not 
drop to zero, the CG is only partially discharged and the residual charge is still enough for 
restoring "1" state, as shown in Fig. 5.22 (b). 
 
 
Fig. 5.21: Experimental results demonstrate that the initial state is not changed with only a smaller 0.7 
V (a) VG or (b) VD pulse during the writing of a "0" state on a different cell.  
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Fig. 5.22: Schematic view shows that the writing "0" (a) with both VG and VD pulse can thoroughly 
discharge CG, whereas (b) the CG is partially discharged with only a VG pulse.    
 
5.8. Conclusion 
In this Chapter, we have presented a compact, capacitor-less DRAM device in FD-SOI 
utilizing the Z2-FET. The logic states are distinguished by the charge stored in front gate 
capacitor CG and read out through internal feedback, which regenerates the stored charge and 
achieves a nondestructive readout. The write procedures using fast VG and VD pulses to 
discharge and recharge the CG have been demonstrated. Experimentally, the gate and drain 
biasing can be scaled down to 1.1 V, lower than conventional DRAMs. Simulations predict 
access times below 1 ns, permitting operation with smaller stored charge densities since 
charging and discharging currents are inversely proportional to the fall/rise times of the 
voltage pulses.  The retention time has been studied in detail under various temperatures T, 
VG, VD and gate lengths. We achieved 0.15 s at T = 75 
oC. The surface charge and 
VBG-operated Z
2-FETs have both been used to demonstrate DRAM functionality. An 
alternative operation mode has been demonstrated using the source MOSFET for writing, 
similar to the 1T-1C DRAM, but the internal Z2-FET feedback for reading, preserving the 
high readout speed. The operation of a DRAM array using Z2-FETs has also been discussed, 
with a modified writing scheme leading to reliable operation of half-selected cells . 
The SRAM operation using Z2-FET has also been demonstrated.  In this mode, the 
stored logic levels do not require refreshing. The power consumption induced by the static 
current can be reduced by combining the backgate and surface charge, or using the 
heterojunction. 
Our Z2-FET device has the advantages of compact, single front-gate footprint, undoped 
channel, and no impact ionization or bipolar action. The high performance and compact form 
will be of interest for the future memory applications.  
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Chapter 6: Bipolar-enhanced GIDL in 
MOSFETs and its application to enhancing 
TFET performance: the BET-FET 
 
Abstract – In this chapter, we first consider GIDL current in short-channel MOSFETs 
and demonstrate by simulation that GIDL can be enhanced by a bipolar current triggered by 
interband tunneling.  This bipolar amplification of GIDL can be suppressed in FD-SOI 
MOSFETs through the use of backgate voltage and scaling of the channel.  Conversely, the 
same bipolar amplification effect can be used to enhance the ION of an appropriately modified 
TFET.  We present a new device, named bipolar-enhanced tunneling FET (BET-FET), 
which combines a TFET with a heterojunction bipolar transistor (HBT) structure. The carriers 
generated in the tunneling junction are used as a base current to drive the HBT and obtain a 
high bipolar diffusion current. The simulated devices based on silicon and silicon-germanium 
show both low subthreshold swing and high ION, overcoming one of the main obstacles 
impeding the technological insertion of TFETs into digital circuitry.  
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6.1. Enhanced GIDL in short-channel FD-SOI MOSFETs  
Figure 6.1 (a) shows the ID-VG measurements on the FD-SOI MOSFETs as a function of 
gate length (LG) scaling from 1000 nm down to 35 nm.  The threshold voltage is markedly 
reduced as LG decreases below 50 nm, due to the short-channel effect [16].  The magnitude 
of the GIDL current in the VG < 0 region does not change as LG decreases from 1000 nm to 50 
nm, as band-to-band tunneling is not sensitive to the gate length.  On the other hand, for LG 
below 50 nm, the GIDL current increases. 
A preliminary variability measurement is also performed to compare devices with LG = 
1000 nm and 35 nm. For each LG, three devices were randomly chosen in different locations 
on the wafer. Figure 6.1(b) shows that the GIDL current in long-channel MOSFETs shows 
little  variation from device to device, whereas the enhanced GIDL current in LG = 35 nm 
short-channel devices shows larger variation. 
 
Fig. 6.1: (a) Measurements showing that the GIDL current of the FD-SOI MOSFETs increases as LG 
falls below 40 nm.  (b) Measurements on various devices reveal that the enhanced GIDL current has 
large variations in devices with LG = 35 nm, but not in long-channel devices with LG = 1000 nm. All 
devices had the same channel parameters: TSi = 15 nm, Tox = 3 nm HfO2, TBOX = 145 nm.  
6.1.1. Explanation of the bipolar-enhanced GIDL using TCAD simulation 
In order to understand the enhanced GIDL effect in the short-channel MOSFET, we 
performed Synopsys TCAD simulations.  Figure 6.2(a) shows the simplified device structure 
with the same SOI and gate dimensions as the experimental devices in Fig. 6.1.  The heavily 
and lightly-doped source/drain concentration (HDD and LDD) are 1020 cm-3 and 3×1019 cm-3, 
respectively.  In the simulation, the mobility model included the effects of doping, electric 
field and velocity saturation. For band-to-band tunneling, the dynamic non-local tunneling 
model was used, where the tunneling rate depends on the detailed band-diagram profile along 
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the tunneling path [86].  The simulation reproduces the experimental results with different 
LG values, including the enhanced GIDL for LG = 35 nm, see Fig. 6.2(b).  
 
Fig. 6.2. (a) Simplified FD-SOI MOSFET structure used in our simulations, with the same LG values 
as the experimental devices in Fig. 6.1.  The heavily- and lightly-doped source/drain concentrations 
(HDD and LDD) are 1020 cm-3 and 3×1019 cm-3, respectively. (b) Comparison between simulation 
(curves) and experiment (dots) shows good agreement.  
 
Figure 6.3 shows the hole and electron current density and flow direction in a device 
with LG = 35 nm, biased at VD = 1 V and VG = –1.5 V with respect to the grounded source.  
The holes are generated in the drain junction through band-to-band tunneling and flow to the 
source, see Fig. 6.3(a). This induces a potential drop at source junction and triggers the 
parasitic N+/p/N+ bipolar transistor, where the virtual p-doped region in the channel is formed 
by the gate, leading to an electron diffusion current from the source to drain near the back 
interface, see Fig. 6.3(b). The bipolar electron current can be very high in devices with small 
LG, where the bottom of the channel is not well controlled by the front gate, see Fig. 6.3(b). 
Since the bipolar diffusion current is sensitive to variations in LG and carrier lifetime, the 
bipolar-enhanced GIDL shows large variation compared to the normal GIDL current, see Fig. 
6.1(b). 
 
Fig. 6.3:  Simulated (a) hole and (b) electron current densities in a MOSFET with LG = 35 nm under 
VD = 1 V and VG = -1.5 V. The directions of hole and electron flows are indicated by the arrows.  
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6.1.2. Suppression of the bipolar-enhanced GIDL in MOSFETs  
The GIDL current in a short-channel FD-SOI MOSFET can be suppressed either by 
reducing the bipolar current or the tunneling current (or both). The reduction of the tunneling 
current can be achieved by using lower LDD doping concentration to attenuate the electric 
field in the drain junction [87]. In order to reduce the bipolar amplification, the electron 
diffusion path at the bottom of the channel needs to be cut off. Figure 6.4(a) compares 
measured GIDL in MOSFETs with LG = 35 nm under various backgate voltages VBG. We find 
that VBG = –10 V reduces the GIDL current to the value observed in long-channel LG = 1000 
nm devices, indicating that the bipolar amplification effect has been fully suppressed.  This 
is confirmed by TCAD simulations in Fig. 6.4(b), which show that no significant electron 
diffusion current flows when VBG = –10 V and the back channel is in accumulation. The 
residual GIDL current is only due to the tunneling current in drain junction, which is 
independent of LG. 
An alternative way to cut off the bipolar electron flow is to use an utra-thin active silicon 
layer. Figure 6.5 compares the simulated ID-VG curves of MOSFETs with LG = 35 nm as a 
function of silicon channel thickness Tsi. Scaling of Tsi from 15 nm to 10 nm suppresses the 
electron diffusion current, thanks to the stronger control of VG over the bottom of the channel, 
see Fig. 6.5(b). 
 
 
Fig. 6.4:  Measured ID-VG curves of the MOSFETs with LG = 35 nm and 1000 nm under various VBG 
showing that the bipolar effect is suppressed by VBG = –10 V. (b) Electron current density obtained in 
simulation showing that the flow of electron is cut off by the VBG = –10 V.  
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Fig. 6.5:  Simulated ID-VG curves of the MOSFETs with LG = 35 nm and different TSi showing that 
the bipolar effect is suppressed by scaling the TSi to 10 nm. (b) Electron current density obtained in 
simulation showing that the flow of electrons through the thin 10 nm channel is cut off by VG. 
 
6.2. A new device: bipolar enhanced tunneling FET (BET-FET)  
The bipolar effect amplifies the GIDL current and thus needs to be suppressed in the 
standard MOSFETs.  In TFETs, on the other hand, the same bipolar amplification can be 
optimized to enhance the tunneling current in TFET. As discussed in chapter 2, the 
conventional TFET still has ION much lower than MOSFET even with high-k gate oxide and 
low bandgap material in the channel. Here, we propose a new combination of a TFET 
structure with an HBT, to produce a bipolar-enhanced tunneling FET (BET-FET).  
The HBT has been widely used for high-frequency current amplification [85]. Previously, 
a combination of a multi-emitter HBT with an Esaki tunnel diode structure in the emitter-base 
junction has been demonstrated to operate without a true base contact and provide additional 
logic functionality [88]. In the BET-FET, the BTBT-generated holes in the reverse biased 
collector-base junction drive the base-emitter junction and cause high electron injection from 
the emitter. The simulated device shows both high current drive and low subthreshold swing  
(SS) over a wide range of current. We will examine various structural implementations of the 
BET-FET and simulate its scaling capabilities.  
6.2.1. Device structure and simulated performance  
As in the FD-SOI MOSFET, our simulations will use the 2D version of the Synopsys 
Sentaurus TCAD simulator, with the dynamic non-local BTBT tunneling model, 
Shockley–Read–Hall recombination, doping dependent band-gap narrowing, and electric field 
and doping-dependent mobility. As discussed in earlier chapters, the tunneling parameters in 
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the non-local BTBT model are determined by the material properties, such as the tunneling 
mass and bandgap – we have used the default values for Si and SiGe throughout.  
Figure 6.6(a) shows the simulated vertical BET-FET device structure, which is 
symmetrical and has a short gate close to the source end of the undoped Si region. Analogous 
vertical device structure has already been implemented in conventional MOSFETs and TFETs 
[21, 89-90], so the fabrication of this vertical BET-FET should pose no fundamental 
challenge. Both source and drain are n+-doped and used as collector and emitter, respectively.     
A p+-type Si1-xGex layer with doping concentration of 2×10
19 cm-3 is placed above the 
drain and used as the base, albeit without any direct base contact. The structure of 
n
+-source/p-base/n+-drain forms a heterojunction bipolar transistor (HBT). When the source is 
grounded and drain is negatively biased (VD < 0), the collector-base junction is reverse-biased 
and the base-emitter junction is forward-biased, similar to a conventional HBT.  In the 
absence of any base current, the emitter-collector current is negligibly small, as in any 
floating-base bipolar transistor.  The BET-FET is turned on when a tunneling base current is 
produced in the reverse-biased collector-base junction under the influence of the negative gate 
bias VG < 0, see Fig. 6.6(a).  In order to maximize this tunneling base current, we assume an 
aggressive but realistic 1 nm equivalent oxide thickness between the gate and the collector 
(achievable using high-k sidewall gate dielectric [20]), as well as the insertion of a 10 nm 
Si1-xGex tunneling layer (partially doped n
+) between the n+-Si collector and the undoped 40 
nm Si buffer layer above the Si1-xGex base.  It should be noted that total thickness of the two 
Si1-xGex layers is under 30 nm, permitting the use of fairly high Ge content x = 0.3 without 
exceeding the critical thickness imposed by lattice mismatch [42]. 
In contrast with the BET-FET, where the internal collector-base junction is directly used 
as field-effect controlled tunneling junction to drive the HBT, the multi-emitter device 
developed previously by [88] uses an Esaki tunneling diode formed by an extra-heavily-doped 
emitter-base junction, see Fig. 6.6(b). Moreover, the device [88] was proposed for enhanced 
logic functionality and simplified fabrication, but did not consider sharp-switching 
applications. 
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Fig. 6.6: (a) The simulated vertical BET-FET device structure with following parameters: n+-doped Si 
collector (source) of thickness Tcoll = 20 nm; Si1-xGex tunneling layer of Ttun = 10 nm thickness, with 5 
nm doped n+ and the other 5 nm undoped; undoped Si buffer layer of Tbuf = 40 nm thickness; p
+-doped 
Si1-xGex base of Tbase= 15 nm thickness; and 30 nm thick n
+-doped Si emitter (drain). The width of the 
collector stripe is L = 50 nm. (b) Schematic view of the multi-emitter device combining an 
emitter-base Esaki diode and HBT for enhanced logic functionality, previously developed in [88] .  
Comparisons of (c) current and (d) subthreshold swing (SS) between the BET-FET and a conventional 
TFET with the same structure but a p+-doped drain shows the higher performance of the BET-FET.  
The dashed line in (c) shows the current gain provided by the BET-FET over the TFET, whereas the 
dashed line in (d) denotes the SS = 60 mV/decade limit of conventional FETs.  
 
Figure 6.6(c) shows the ID-VG characteristics of the BET-FET at VD = –1.5 V with Ge 
content x = 0.3 in both base and tunneling layer.  The gate workfunction was set at 5 eV in 
order to reduce the threshold voltage. For comparison, a conventional vertical TFET with the 
same tunnel layer structure as in Fig. 6.6(a) but a p+-Si doped drain was also simulated.  The 
undoped buffer layer, while not essential in a conventional TFET, is helpful in reducing 
ambipolar leakage without degrading the gate-controlled tunneling ION, as discussed in detail 
in Chapter 2.  As a result, the dominant difference between the BET-FET and a similar 
vertical TFET is the bipolar amplification.  
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We find that compared to the vertical TFET, the BET-FET has much higher ION > 4×10
3 
?A/?m at VG = –1.5 V. The bipolar current gain of BET-FET, referenced to the TFET, is low 
under low ID due to carrier recombination in the base-emitter junction, and ramps up rapidly 
as ID increases.  The highest current gain is achieved at ID ~ 10
2 ?A/?m and then decreases 
due to high electron injection, as in a standard HBT [3].  Figure 6.6(d) compares the SS in 
BET-FET and TFET, where the SS < 60 mV/decade in the vertical TFET is only obtained at 
low ID and only over two decades of current, whereas the BET-FET maintains an SS < 60 
mV/decade over seven decades of current, thanks to the bipolar current gain. 
6.2.2. Operation principle and scaling capability of the BET-FET 
The BET-FET uses the tunneling-generated holes as the base current (Ip) to drive the 
bipolar transistor and obtain an amplified electron current (In), see the equivalent circuit in Fig. 
6.7(a) comprising the bipolar transistor and the tunneling diode at the collector. The 
band-to-band tunneling gap at the reverse-biased collector junction is largely reduced at high 
|VG|, and thus holes are generated in the tunneling layer underneath the gates. The 
tunneling-generated holes flow to the base and forward-bias the base-emitter junction, see Fig. 
6.7(b), resulting in electron injection from the emitter into the base, as in a standard HBT.  
The injected electrons then drift to the collector, as illustrated in Fig. 6.7(c). Thanks to the 
high emitter efficiency of Si/Si1-xGex emitter-base heterojunction and the narrow Si1-xGex base, 
the current gain due to bipolar amplification is large. 
 
Fig. 6.7: (a) Equivalent circuit of the BET-FET showing the combination of bipolar transistor and 
gate-controlled tunneling diode. (b) Hole and (c) electron current density in the BET-FET with the 
collector stripe L = 50 nm.  The dashed arrows indicate the flow of holes and electrons, which are 
spatially separated.  
 
We have investigated the scaling capability of the BET-FET by reducing the layout 
dimension (width of the collector stripe) L from 50 nm to 10 nm in our simulations.  With L 
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= 10 nm, the threshold voltage is markedly reduced due to the enhancement of electric field at 
tunneling junction, similar to [2], see Fig. 6.8(a).  Unfortunately, the current at high |VG| is 
also markedly reduced for the following reason: the same large negative VG that promotes 
interband tunneling and increases Ip also suppresses the electron flow In from the emitter to 
the collector – compare Fig. 6.7(b) for a wide L = 50 nm to Fig. 6.8(b) for L = 10 nm.  In 
order to restore the electron flow, we envisage a BET-FET with two independent, individually 
biased gates, simulated with VG2 = 1.5 V in Fig. 6.8. The threshold voltage is increased due to 
the interchannel coupling effect. The high electron current is restored at high |VG|, thanks to 
the positive VG2 restoring the electron flow, see Fig. 6.8(c).  Thus, provided independent gate 
biasing is an option, the BET-FET can be scaled down to 10 nm.  
 
 
Fig. 6.8: (a) Comparison of ID-VG between scaled BET-FETs with a common gate biased at VG and 
two independent gates, where one is biased at VG and the other kept at a fixed VG2 = 1.5 V. The 
electron current density in the (b) double-gate and (c) independent gate devices.  
6.2.3. Variants 
A variant of the BET-FET with an asymmetrical structure is shown in Fig. 6.9(a). Here 
the HBT is separated from the tunneling junction and placed at the drain side. The tunneling 
layer is placed under the gate and adjacent to the p-doped base. The simulated ID-VG curves 
show similarly good performance to the vertical BET-FET, see Fig. 6.9(b). The electron and 
hole flows are indicated in Fig. 6.9(c) and (d). Since the bipolar current flows in a different 
channel separated spatially from the tunneling current, it is not restricted by the gate voltage 
and thus enables better scaling capability than the vertical version. Moreover, this variant may 
be more compact than the vertical device, as there is not need to form an extended contact 
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region for the buried drain. On the other hand, the fabrication of this structure is more 
challenging due to its asymmetrical form, with SiGe epitaxy required on one side of the gate. 
 
Fig. 6.9: (a) A variation of BET-FET with asymmetrical and planar structure. (b) ID-VG simulations 
showing high performance with various drain voltages. (c) Hole and (b) electron current density. The 
solid and dashed curves indicate the hole and electron current flows, respectively. The device 
dimensions are L = 50 nm, Tcoll = 35 nm, Temit = 20 nm, Tbuf = 40 nm, buried collector TBcoll =  20 nm, 
Si1-xGex base and tunneling layers of Tbase = 15 nm and Ttun = 10 nm thickness, respectively.  
 
Another variant is shown in Fig. 6.10, where the device is symmetrical and the layout is 
similar to a MOSFET, easing the fabrication. Two electrodes on both side of gate are tied 
together and used as the source and the tunneling is located at the source junctions under the 
gate.  Figure 6.10(b) shows the performance of this device with low SS and high ION. Figure 
6.10(c) and (d) show its hole and electron flow, respectively.  It should be noted that as L is 
downscaled, the symmetrical vertical structure of Fig. 6.10 would suffer from the same 
restriction on carrier flow as the device in Fig. 6.7 – independent biasing of the two collector 
electrodes analogous to Fig. 6.8(c) can overcome this problem. 
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Fig. 6.10: (a) A symmetrical BET-FET variant with a MOSFET-like layout. (b) ID-VG simulations at 
VD = –1 and –1.5 V. (c) Hole and (d) electron current densities at VD = –1.5 V and VG = –2 V. The 
solid and dashed curves indicate the hole and electron current flows, respectively. The device 
dimensions are L = 50 nm, Si1-xGex tunneling layer (collector) with Tcoll = 10 nm, Si1-xGex base Tbase = 
15 nm, Temit = 30 nm and Tbuf = 40 nm.  
 
6.2.4. Discussion 
The performance of BET-FET is determined by both the bipolar current gain and 
tunneling current, affected by the Ge content x in base and tunneling layers, respectively. 
Figure 6.11(a) shows that the increase of x from 0 to 0.3 in the base enhances the current gain 
and hence the ION of the vertical BET-FET with L = 50 nm (Fig. 6.6(a)).  The increase of Ge 
content in the tunneling layer increases the tunneling current and reduces the threshold 
voltage, thanks to the decrease of bandgap, see Fig. 6.11(b).  
Figure 6.12 compares the ID-VD characteristics between the BET-FET and conventional 
TFET showing that the ID in the BET-FET degrades as |VD| decreases below 1 V. The current 
is low at |VD| < 0.5 V.  This is due to the fact that the |VD| in BET-FET needs to be high 
enough to drive both the reverse-biased tunneling junction and the forward-biased 
base-emitter bipolar junction. One way to partially address this issue is to use III-V materials, 
which have a lower band-gap, and thus a lower operation voltage [91]. 
 103
 
Fig. 6.11: ID-VG of BET-FETs with various Ge content in (a) the base (with x = 0.3 in the tunneling 
layer) and (b) tunneling layer (with x = 0.3 in the base).  
 
 
 
Fig. 6.12: Comparison of ID-VD characteristics between vertical BET-FET (dashed curves) and 
conventional TFET (solid curves) with L = 50 nm showing that the BET-FET has lower current at low 
|VD|, but significantly higher current when |VD| exceeds the ~0.6 V forward turn-on voltage of a Si 
diode.  
 
6.3. Conclusion 
The GIDL current in FD-SOI MOSFETs with channel length down to 35 nm has been 
studied experimentally, showing large enhancement and variability compared to the 
long-channel devices.  The increased GIDL has been understood, via TCAD simulation, to 
arise from the flow of tunneling-generated holes in drain junction to the source, where they 
are amplified by the injection of electrons in the source/channel junction. We have also shown 
how this excess GIDL can be suppressed in FD-SOI MOSFETs by using backgate bias or a  
thin channel, essentially by cutting off the electron flow channel. 
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Interestingly, the same bipolar amplification responsible for the increased GIDL in 
MOSFETs can be used to increase the ION in TFETs by integrating an HBT structure into the 
TFET. The result is a new bipolar-enhanced TFET (BET-FET), which we have demonstrated 
in simulation to offer a high ION > 4×10
-3A/?m and low SS < 60mV/dec over many decades of 
current, significantly outperforming conventional TFETs reported to date. The operation of 
the BET-FET combines the merits of sharp switching of a TFET with the high current 
amplification of an HBT. Devices with vertical and planar structures are proposed with the 
scalability down to 10 nm.  Our simulated BET-FETs have employed CMOS-compatible 
Si/Si1-xGex HBT layers, but similar devices can be envisioned in III-V materials where even 
lower operating voltages and higher currents may be possible.  
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Chapter 7: Conclusion and perspectives 
7.1. Conclusion  
This thesis was originally focused on studying the TFET as a sharp switching device, 
which is of great interest for low-power applications. In the course of research, the scope of 
the work broadened significantly, including the invention of two novel devices: the Z2-FET, 
demonstrated experimentally and extensively modeled analytically and via TCAD, and the 
BET-FET, which still awaits experimental demonstration.  In its finished form, the thesis 
now includes: 
a. Study of TFETs. In Chapter 2, TFETs with various structures and materials have been 
fabricated and systematically characterized. A more complete analytical model has been 
developed in Chapter 3. 
b. Invention and study of a new feedback-based sharp-switching device, which we have 
named the Z2-FET, as it involves zero impact ionization and exhibits zero subthreshold 
swing. The DC characteristics and modeling of Z2-FET have been studied in Chapter 4, 
followed by the memory applications in Chapter 5. 
c. Study of GIDL current in MOSFETs and its application to TFETs. The GIDL current in 
short-channel MOSFETs and TFETs has been modeled in Chapter 3. With our new 
understanding of the bipolar-enhanced GIDL, the operation mechanism of a new device 
named BET-FET, for bipolar-enhanced TFET is described in Chapter 6.  
 
In detail, this thesis has been structured as follows.  The scaling restrictions on standard 
MOSFETs and the operating principle and state-of-the-art of TFETs and feedback-based 
sharp-switching devices are reviewed in Chapter 1.  
In Chapter 2, TFETs with various structures and materials have been fabricated and 
systematically characterized. In order to confirm the tunneling mechanism in TFET, we have 
extended the low frequency noise (LFN) measurement from MOSFETs to TFETs. Unlike the 
MOSFET, the LFN in TFET is dominated by RTS noise with 1/f 2 spectrum, indicating that 
the current is restricted by the small area of the tunneling junction, rather than the entire gate 
area. The HfO2 gate oxide and Si0.65Ge0.35 channel have been used to replace the SiO2 gate 
oxide and Si channel to achieve the ION of 3 decades higher, thanks to the higher electric field 
and lower tunneling bandgap, respectively. Asymmetrical TFETs with intrinsic regions 
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adjacent to the drain have been fabricated to reduce the ambipolar electric field, and thus 
suppress the leakage current without degrading the ION.  
In Chapter 3, a new TFET model is developed, considering both the tunneling junction 
and channel transport. An analytical form valid for low tunneling currents has also been 
obtained and verified against both experimental results and TCAD simulations. This model 
has been extended to explain the GIDL current in MOSFETs considering both the interband 
tunneling junction and forward-biased junction in drain and source, respectively. 
In Chapter 4, a new device named Z2-FET, based on asymmetrical TFET structures but 
with different biasing, is presented and discussed. The Z2-FET exhibits extremely sharp 
switching behavior, with SS < 1 mV/decade, as well as an excellent ION /IOFF ratio > 10
9. The 
ID-VD characteristics show gate-controlled hysteresis. The device operates via feedback 
between the electron and hole flows and the corresponding injection barriers, which are 
controlled by VG and either VBG or surface charge. The Z
2-FET is scalable down to 20 nm in 
simulation.  Preliminary reliability tests have been performed showing low degradation 
under long duration stress or high temperature. A model has been developed based on the 
feedback mechanism, reproducing the experimental results. 
Chapter 5 explores the memory applications of the Z2-FET. The Z2-FET can be used as a 
capacitor-less 1-T DRAM with supply voltage down to 1.1 V, retention time up to 5.5 s and 
nondestructive read property. The logic states are represented by the charges directly stored in 
front-gate capacitor and read out through the internal feedback amplification. Thanks to 
smaller stored charge, the access time of Z2-FET DRAM is as low as 1 ns, demonstrated in 
simulation. The retention time has been studied in detail, showing dependences on biasing, 
temperature and device dimensions. An alternative operation of the Z2-FET DRAM has been 
demonstrated with the write operation analogous to a conventional 1T-1C DRAM. In addition 
to DRAM operation, we demonstrate experimentally the functionality of the Z2-FET in the 
SRAM mode utilizing the VG-controlled hysteresis window. The static power consumption in 
Z2-FET SRAM can be significantly reduced by combining VBG and surface charge, or by 
using the Si/Si1-xGex heterojunction between the channel and the source/drain regions. 
In Chapter 6, the enhanced GIDL current in short-channel LG = 35 nm FD-SOI 
MOSFETs is explained by the bipolar amplification of the tunneling current. This 
phenomenon is then utilized to conceive a new device named the BET-FET, combining a 
TFET with a Si/Si1-xGex heterojunction bipolar transistor (HBT). In the BET-FET, the 
tunneling current is used as base current to drive the HBT, and thus a high bipolar diffusion 
current is obtained. In simulation, the BET-FET has ION > 4×10
-3 A/?m and low SS < 60 
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mV/dec over 7 decades of current, significantly outperforming conventional TFETs that have 
been plagued by inadequate ION.  
 
7.2. Future perspectives 
The research described in this thesis naturally leads to several future directions: 
a. The BET-FET is a very interesting device with extraordinary predicted performance. So 
far, this device is only demonstrated in TCAD simulation on Si/Si1-xGex substrate. It 
would be interesting to extend this work to experiment, since the projected fabrication is 
compatible with conventional MOSFET process. Moreover, the III-V materials can also 
be used in this device with the possibility to achieve even lower supply voltage and higher 
current, thanks to the lower bandgap.  
b. For the switching applications (logic circuits) of the Z2-FET, there are still some issues 
left. The gate is not able to turn off the device due to the existence of electron-hole plasma 
in the ON state. This could be possibly solved by utilizing fast VG pulses to induce a 
displacement current and expel the plasma out of the channel, rebuilding the potential 
barriers, similar to turning off a thyristor [92].  
c. For Z2-FET memory applications, the operation of a single cell has been confirmed by 
both experimental and TCAD simulation. Due to its promising performance, it would be 
very attractive to demonstrate the operation of a Z2-FET memory array in future. The 
difficulty of the array operation would be the selective read and write. Though the 
selective write has been demonstrated on a single device, the read operation is still not 
selective and requires further study. 
d. So far, the Z2-FET has been demonstrated for switching and memory applications. There 
are still other potential applications of this device, such as electrostatic protection (ESD) 
and sensor, that are worth exploring. 
e. The GIDL current and the bipolar-enhanced effect in FD-SOI MOSFETs have been 
studied. It would be interesting to systematically compare the GIDL in devices built on 
FD-SOI and PD-SOI substrates. Since the bipolar amplification can be suppressed by 
scaling the active layer, the FD-SOI MOSFET is probably more attractive compared to 
PD-SOI device, in terms of reducing the bipolar-enhanced GIDL current.  
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